Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

1	Low Power High Gain Op-Amp using Square Root based
2	Current Generator
3	D. Anitha ¹ and K. Manjunatha Chari ² ¹ GITAM University
5	Received: 6 December 2015 Accepted: 3 January 2016 Published: 15 January 2016

7 Abstract

A very high gain two stage CMOS operational amplifier has been presented. The proposed circuit is implemented in 180nm CMOS technology with a supply voltage of ±0.65V. The current source in the OPAMP is replaced by a square root based current generator which helps to reduce the impact of process variations on the circuit and low power consumption due to the operation of MOS in subthreshold region. So with the help of square root based current generator the better controllability over gain can be obtained. The proposed opamp shows a high gain of 121.9dB and low power consumption of 11.89uW is achieved.

16 Index terms—

15

17 **I. INTRODUCTION**

perational amplifiers designed using bipolar junction transistor (BJT) consumes more power [1], so they remain 18 unsuitable for most of the modern application specific integrated circuits (ASICs). Op-amps designed using 19 metal-oxide-semiconductor field effect transistor (MOSFETs) is gaining importance in present signal processing 20 architectures [4] due to their potential for low power operation. Their use however impaired by low trans 21 conductance to drain current ratio ($gm/Id \le 28$) when compared to the Bipolar junction transistors gm/Id22 ratio of about 40 [4,5], poor matching and the low output impedance of the strong inversion region [6]. Two 23 stage Operational amplifier, though a two poles system, essentially performs as a single pole system having 24 one dominant pole due to one internal node of the high impedance, the other high impedance node makes 25 non-dominant pole which is kept at sufficiently high frequency, beyond the unity-gain bandwidth (UGB) by 26 utilizing the suitable compensation techniques. These compensation techniques consume considerable chip area 27 and require complex design [7] than dominant pole approach (pole splitting) used in classical Op-amp architecture 28 Classically, Miller effect was used to reflect a large capacitance to output of the differential high gain first stage. 29 However, a feed-forward path is also available that results in positive zero (affects phase like a pole) thereby 30 reducing phase margin. Usually, a nulling resistance is added in series with compensating capacitor to control 31 position of this zero [4] which also consume additional chip area. 32

If the self cas code (SC) structure of Fig. ?? is biased in such a way that transistor M2 operates in the sub threshold region, a very high voltage gain can be obtained and resulting larger capacitance at the output limits its frequency response, a condition advantageous for input differential stage of Operational amplifier.

³⁶ 2 Fig. 1 : Self cas code

In sub threshold region the gm/Id is approximately equal to 28 while in strong inversion region it is much lower than 28. The larger capacitance at the output of input differential stage which in corporate Self Cas code structures can minimize or eliminate the need for an on-chip compensating capacitor thereby reducing occupied chip area. The sub threshold operation of SC additionally results in low power, low distortion and low noise [6] suggests guidelines to optimize Op-amp performance by obtaining higher gain, low power consumption, less distortion and a smaller value of compensating capacitor.

This paper presents a high gain(121.9dB), low power (11.89uW), CMOS Op-amp having structural simplicity 43 of the classical Widlar architecture. Cadence simulations for 0.18um CMOS technology have been carried out at 44 ± 0.65 V supply. 45

The proposed two stage Op-amp has been shown in Fig. 2 which utilizes the sub threshold biased Slef Cascode 46 structures with the input stage of classical Widlar architecture. 47

To minimize the need for compensation capacitor, the differential input stage utilized sub threshold biased SC 48 structures based on split length MOSFETs. This has been achieved by sizing Self Cascode transistors with inverse 49 aspect ratio and Year 2016 () H II. OP AMP DESIGN USING SELF CASCODE operate them with the low 50 bias current to ensure very high gain which is relatively independent of the drain currents and results in reduced 51 non-linear distortion. A higher voltage gain has been achieved due to sub threshold operated transistors resulting 52 in reduced channel length modulation. Since, sub threshold gain and the gain-bandwidth product (GBW) of a 53 MOSFET is a constant quantity, a change in Id9 affects band width of the structure. 54

where, gm(eff) is the effective transconductance of SC consisting of M2a and M2b, and output resistance of 55 differential input stage is given by, Rout(DI) = R out(SC)2 ||R out(SC)4(2)|56

The output stage (M5 to M7 and M10) is used to drive the external loads and require large currents. Due to 57 small bias current of sub threshold biased SC structures, their use at output can be ruled out. Cascode / Regulated 58 59 cascode structures can be used in place of M5 and M6, as they can deliver very high gain without compromising 60 transistor's UGB ??25]. However, position of its dominant pole at low frequency require large compensation 61 capacitance to move this pole at higher frequencies and to make phase margin positive. Additionally, high output compliance voltage due to stacked transistors reduces the output swing by at least 2 Vds(sat), while 62 increase in transistor counts increases the consumed chip area and power. Since differential input first stage 63 provide most of the gain, this stage is designed to provide moderate gain (?20dB) with very high x_3dB (higher 64 than UGB of the first stage) to place poles of this stage at much higher frequency to improve phase margin. 65 Class-AB configuration has been chosen to deliver efficiency of the order of Class-B configuration and to avoid 66 dead zones during transitions. Transistor M7 acts as a level shifter to bias M5 and to set the output quiescent 67 current to ensure low power operation. 68

Due to very high open loop gains, Op-amps are used with negative feedback and require compensation to 69 avoid Barkhausen's condition for sustained oscillations, thereby ensuring closed loop stability. In the classical 70 pole splitting technique, with the increase in output stage gain, the dominant pole frequency decreases and the 71 72 non-dominant pole location increases to split the poles apart and to enhance the stability. Under unity gain 73 condition (worstcase scenario) a phase margin of 63 0 provide the best compromise between rise time and settling time [2]. Fig. ??: AC response of opamp shown in fig. 2 In the modified compensation technique utilized here, 74 the aspect ratio of MOSFETs used in the two stages of Opamp are optimized to generate a parasitic capacitance 75 at the output of first stage to minimize the need for additional onchip compensation capacitance of value suitable 76 for good phase margin (>60 o). Cascoded devices with wider W (M3b and M4b of the differential input first 77 stage) increases their gm which ultimately reduces the effective resistance (1/g m 3b) and increases parasitic 78 capacitance CP [Eq. 11]. The reduction in 1/g m3b dominates the increase in CP, and places the mirror pole 79 at higher frequency, away from the dominant pole. A wider MOSFET (M4b) increases the parasitic capacitance 80 CQ to further move the dominant pole, towards the origin in the s-plane. The larger channel length devices 81 with subscripts 'a' enhances their output resistances due to reduced channel length modulation which ultimately 82 increases the voltage gain of differential input first stage. The output stage is optimized to deliver highest 2 3dB 83 which diminishes the effect of pole from this stage and the mirror pole from input differential stage, resulting in 84

better phase margin(>60 o) of the Opamp. 85

III. SQUARE ROOT BASED CURRENT GENERATOR 3 86

A low variation current generator can be designed by choosing the equation I= $?I \ 1 \ I \ 2$. MOS transistors are 87 used to implement the circuit. By using transistors in the sub threshold region, we can implement circuit using 88 a translinear loop, the following equation (see fig. ??).

- 89
- Low Power High Gain Op-Amp using Square Root based Current Generator 90

Global Journal of Computer Science and Technology 4 91

Volume XVI Issue II Version I 18 Year 2016 () $I = I \ 1 \ 1/(k+1)$ I 2 k/(k+1) 92

Where k is the subthreshold coupling coefficient. We note that this equation is dimensionally correct. A circuit 93 94 implementation of this "feedback" is shown in Fig. ??. Transistor M6 and the resistor R invert M1 gate voltage. 95 transistor M5 produces I2 and also adjusts it to negatively correlate with I1. The current I1 itself is generated 96 using an nMOS transistor M7 and mirrored into transistor M1 using an pMOS current mirror. Fig. ?? shows 97 a Monte Carlo scatter plot of I1 and I2. We see from the plot that as I1 varies with the process, I2 varies inversely. Also, by plotting I1 and I2 on log scales, we verify that $\hat{1}$?"I1/I1 and $\hat{1}$?"I2/I2 are linearly related. 98 Fig. ?? : Scatter Plot Fig. ?? shows the Monte Carlo histograms of the input nMOS transistor current and the 99 output of the square-root circuit. We obtain an improvement of a factor of three in the current spread. These 100 simulations include all the variations, including the mismatches between the local transistors, variations in A 101 (the gain of the common source stage). Fig. ?? : Histograms of the output current from a single transistor (top) 102

and square-root circuit(bottom) These do not get reflected output current variations as the negative correlation

between the $\hat{1}$?"I1/I1 and $\hat{1}$?"I2/I2 is still maintained. Only the proportionality constant is being modified. Thus, these variations are suppressed to the first order. Also note that this result does not include the impact of the

changes on the gate of transistor M7.

107 IV.

5 PROPOSED ARCHITECTURE

In the proposed architecture we replace the current source of the opamp (see Fig. 2) with the above discussed square root based current generator which help in reduce impact of process variations on the circuit and help in reduce post fabrication efforts. So with the help of square root based current generator the better controllability

112 over gain can be obtained. A low variation of standard deviation over mean of 2.9% is achieved by using the

- 113 proposed opamp.
- 114 The following table shows the comparison between the proposed work and the reference work.

115 6 VI. SUMMARY

116 Hence an ultra high gain, low power process, temperature compensated opamp has been designed in CMOS

- 117 $\,$ 180nm process and with a gain of 121.9dB and low power of 11.89 $\mu w.$ though the gain is reduced compared
- to the existing OPAMP, a better UGB, tolerance to process, temperature variations and low power of 11.89uw
- has been achieved with the replacement of current source by the Square based current generator as the current source in the OPAMP.



Figure 1: Fig. 2 :

120

 $^{^{1}}$ © 2016 Global Journals Inc. (US)

 $^{^2 \}odot$ 2016 Global Journals Inc. (US) 1



Figure 2: Fig. 4 : Fig. 5 :



Figure 3: Fig . 8 HFig. 8 :



Figure 4: Fig. 9 :



10

Figure 5: Fig. 10 :



Figure 7: Table I :

- [Silveira et al. ()] 'A gm/ID based methodology for the design of CMOS analog circuits and its application to
 the synthesis of a silicon-on-insulator micropower OTA'. F Silveira , D Flandre , P Jespers . *IEEE Journal*
- 123 of Solid-State Circuits 1996. 31 (9) p. .
- [Allen and Holberg ()] P E Allen , D R Holberg . CMOS analog circuit design, (New York) 2002. Oxford
 University Press. (2nd ed)
- [Vajpayee] An ultra-high gain low power two stage CMOS op-amp based on inverse aspect ratio self cascode
 structures, Prateek Vajpayee .
- [Anand et al.] M Anand , Xuan Pappu , Andre V Zhang , Alyssa B Harrison , Apsel . Process-Invariant Current
 Source Design:Methodology and Examples, (ess-Invariant Current Source Design:Methodology and Examples)
- [Lee ()] IC Op-Amps Through the Ages, T H Lee . 2002. Stanford University. (Handout # 18, EE214, Fall 2002.K.
 Elissa)
- [Binkley et al. ()] 'Optimizing drain current, inversion level, and channel length in analog CMOS design'. D M
 Binkley , B J Blalock , J M Rochelle . Analog Integrated Circuits and Signal Processing journal 2006. 47 p. .
- 134 [Sansen ()] W Sansen . The international series in engineering and computer science Dordrecht, 2006. Springer.
- 135 859. (Analog design essentials)
- [Lee ()] 'Tales of the continuum: A subsampled history of analog circuits'. T H Lee . *IEEE Solid-State Circuits Newsletter* 2007. 12 (4) p. .