

A Neural Network Approach to Transistor Circuit Design

Thomas L. Hemminger¹ and Thomas L. Hemminger²

¹ Penn State University

Received: 7 December 2015 Accepted: 31 December 2015 Published: 15 January 2016

Abstract

Transistor amplifier design is an important and fundamental concept in electronics, typically encountered by students at the junior level in electrical engineering. This paper focuses on two configurations that employ neural networks to design bipolar junction transistor circuits. The purpose of this work is to determine which design best fits the required parameters. Engineers often need to develop transistor circuits using a particular topology, e.g., common emitter, common collector, or common base. These also include a set of parameters including voltage gain, input impedance, and output impedance. For the most part, there are several methodologies that can provide a suitable solution, however the objective of this work is to indicate which external resistors are necessary to yield useful designs by employing neural networks. Here, a neural network has been trained to supply these component values for a particular configuration based on the aforementioned parameters. This should save a significant amount of work when evaluating a particular topology. And it should also permit experimentation with several designs, without having to perform detailed calculations.

Index terms— feed forward neural networks, bipolar junction transistor circuits, MOSFETs.

1 I. Introduction

any transistor circuits are designed using bipolar junction transistors (BJTs) or MOSFETs. MOSFET designs are usually easier to analyze due to the high gate impedance so this paper focuses on the BJT, and in particular, the common emitter configuration. There will be two types of ac equivalent circuit analyzed in this paper. The first will assume that the emitter bypass capacitor is ideal, i.e. infinite capacitance, and the second will consider a finite capacitor impedance, which significantly increases the complexity of the problem. The coupling capacitors tend to play a lesser role in the ac design parameters so the ideal approximation of these components is reasonably close to the non-ideal case. The output impedance of the source and the input impedance of the load can be factored in after developing the initial model.

The calculations are relatively simple when considering a common emitter amplifier circuit with an resistor values, then often has to modify them to achieve the proper gain (A_v), input impedance (R_{in}), output impedance (R_o), and voltage difference between the collector and emitter (V_{ce}). When working with an ideal bypass capacitor, it is not difficult to determine the proper parameters, but for the finite bypass capacitor the problem is significantly more challenging. This work is mainly intended for engineers, but also professors who may need to evaluate specific amplifier designs and grade the circuits supplied by their students. With regard to professors, if a student submits a design, it is the role of the instructor to evaluate the configuration to determine whether it meets the expected parameters. In other words, the resistor values, and/or the bypass capacitor value needs to be defined. If each student, or team, in a lab is expected to create a different design it will be necessary for the instructor to evaluate each solution to determine whether it meets the given criteria so this work should streamline the procedure.

This paper is organized as follows. First, the design procedure for the dc equivalent common emitter circuit is introduced along with some of its defining equations. Next, the expressions needed to solve for the ac equivalent circuits are developed. This is followed by a brief discussion of the neural network architecture. The next section

5 III. EXPERIMENTAL PROCEDURE

45 addresses the finite bypass capacitor and the equations required to analyze the modified circuit. Finally, some
46 conclusions will be discussed and some thoughts for further work.

47 2 II. The Common Emitter Amplifier

48 The common emitter amplifier circuit is one of the basic configurations introduced when studying the BJT [Sedra
49 and Smith, 2015], [Jaeger, 1997]. It is a voltage amplifier with a reasonably high input impedance and voltage
50 gain. The output impedance can be a bit high as well, but this can be handled by being certain that the input
51 impedance of the follow-up stage is much higher, as for example, an emitter follower circuit. In a transistor
52 circuit there are the dc bias values and the ac signal, but one must look at each of them separately in order to
53 compute the proper operating points.

54 3 M

55 ideal bypass capacitor, but a much greater amount of effort is needed for the non-ideal case. The former will
56 be considered first. For a given transistor the designer works through a set of calculations to determine the An
57 example circuit is shown in Fig. 1 where the 2N3904 NPN transistor is used with $\beta=160$. The ac input is V_i
58 while the output is taken across the load resistor RL on the right.

59 Abstract-Transistor amplifier design is an important and fundamental concept in electronics, typically
60 encountered by students at the junior level in electrical engineering. This paper focuses on two configurations that
61 employ neural networks to design bipolar junction transistor circuits. The purpose of this work is to determine
62 which design best fits the required parameters.

63 Engineers often need to develop transistor circuits using a particular topology, e.g., common emitter, common
64 collector, or common base. These also include a set of parameters including voltage gain, input impedance,
65 and output impedance. For the most part, there are several methodologies that can provide a suitable solution,
66 however the objective of this work is to indicate which external resistors are necessary to yield useful designs
67 by employing neural networks. Here, a neural network has been trained to supply these component values for a
68 particular configuration based on the aforementioned parameters. This should save a significant amount of work
69 when evaluating a particular topology. And it should also permit experimentation with several designs, without
70 having to perform detailed calculations.

71 Initially, the dc circuit is analyzed with all capacitors considered as open circuits in order to find the currents
72 and voltages from the power supply and biasing resistors. The coupling capacitors isolate the dc component and
73 its circuit equivalent is shown in Fig. ??.

74 4 Figure 2 : The dc equivalent circuit of a common emitter 75 amplifier with ideal capacitors

76 To determine the dc biasing values the base resistors and source are replaced with their Thevenin equivalent and
77 a single loop circuit is analyzed. For this circuit the Thevenin expressions are as follows where I_B is the dc base
78 current: $V_{th} = V_{CC} \frac{R_2}{R_1 + R_2}$ and $R_{th} = R_1 || R_2 = (1)$

79 So the loop expression becomes:

$$80 (I_B) R_{th} + I_B R_E = V_{th} \quad (2)$$

81 After the dc bias values have been determined those sources are set to zero and only the ac components are
82 considered. Recall that the dc voltage sources become short circuits to ground when set to zero. The ac equivalent
83 of the transistor circuit is shown in Fig. 3 using the hybrid- π model. This model is the development of most of
84 the ac equivalent expressions can be found in many texts on microelectronics so they are only summarized here.
85 The total collector current i_c is approximated where v_{be} is the ac base to emitter voltage and V_T is the thermal
86 voltage which is usually approximated at 25 mV so that: $i_c = \beta i_b = \beta \frac{v_{be}}{V_T} = \beta \frac{v_{be}}{V_T} = (3)$

88 From now on the ac component is of interest. By superposition the DC sources are shut down, which means
89 that they act like short circuits to ground. By looking at the right hand term from above it can be seen that the
90 ac equivalent is: $i_c = \beta \frac{v_{be}}{V_T} = (4)$

91 This is the reciprocal of resistance and is referred to as trans conductance, with symbol g_m : where $T = \frac{v_{be}}{i_c} = (5)$ therefore: $g_m = \frac{i_c}{v_{be}} = (6)$

93 The ac input resistance of the transistor is defined as input voltage divided by input current so the resistance
94 seen at the base is $r_{in} = \frac{v_{be}}{i_b} = \beta \frac{v_{be}}{i_c} = \beta \frac{v_{be}}{\beta \frac{v_{be}}{V_T}} = V_T = (7)$ Alternatively $r_{in} = \beta r_e = (8)$

96 For the finite bypass capacitor circuit the Tmodel of the BJT will be used so the resistance seen from the
97 emitter to the base will be needed and is written as

98 5 III. Experimental Procedure

99 Neural networks are most commonly considered as pattern recognition systems. This author has used them to
100 develop a method of impedance matching using feed-forward neural networks [Hemming, 2005]. They are non-

101 linear systems and are often employed to differentiate between input patterns [Pao, 1989], [Graupe 2013], [Hagan
102 and Demuth].

103 In order to train the neural networks in this project a set of "for" loops was created in MATLAB for the
104 four biasing resistors. For all of the tests, the resistor values ranged as shown in table 1. The values of Rin,
105 Ro, Av, and Vce were calculated for all of the resistor combinations. Once this was completed a neural network
106 was trained using the new input values of Rin, Ro, Av, and Vceto compute the four biasing resistor values. In
107 developing the network, the inputs and outputs were normalized to a magnitude of 1 to ensure convergence. For
108 the ideal bypass capacitor circuit there were 5,349 training patterns, limited to realistic values. For example, the
109 gain, Av, was limited to a magnitude of 210, while Vce was held to the range of 2 volts to 12 volts. The test sets
110 consisted of a larger number of patterns, none of which had been used in training.

111 The neural network package in MATLAB was utilized to train the networks, employing the Levenberg-
112 Marquardt algorithm, using one hidden layer of 18 sigmoidal (Tanh) neurons each [Demuth and Beale]. Smaller
113 numbers of nodes yielded unacceptable results and more nodes or more than one hidden layer did not provide any
114 improvement in performance. The network was trained for 2000 epochs resulting in a meansquared error (mse) of
115 6.4×10^{-7} . Further training did not seem improve performance. A comparison between the neural network results
116 and those by direct calculation is shown in table II. Fig. 4 shows the architecture of the neural network. This
117 network employs hyperbolic tangent activation functions to map the transistor parameters to the values of the
118 resistors.

119 Note that the number of patterns changes with all of the training and testing scenarios. This occurs because as
120 the values of the biasing resistors change, the number of the voltage gains and values of Vce change, and one or
121 the other can fall out of the ranges specified earlier. Only those that fall within those ranges are employed in the
122 tests. When using the resistance values illustrated in table I the output parameters have the ranges shown in table
123 III. It is not required that these ranges be followed precisely but it is likely a good practice to stay within them
124 when considering an input set. The training set was included for comparative purposes. It is important to realize
125 that not all input parameter combinations are feasible. For example, if the Year 2016 () D base bias resistors
126 are kept to a low value the collector and emitter currents can be greater, resulting in a smaller value of Vce. In
127 this case it would not be appropriate to set a small value of dc input resistance and a large value of Vce, since
128 they can be mutually exclusive. However, by judiciously choosing realistic inputs the results can be close to the
129 desired values. Some examples are shown in table IV. The requested parameters are shown with the percent error
130 between the network output and the calculated values. By "tuning" the input parameters the percent errors can
131 be reduced to acceptable values. In this case the voltage gain was the main focus. The resistor values from the
132 last trial from table IV were used in a P-Spice simulation. The values were $R_{b1}=30.0 \text{ k}\Omega$, $R_{b2}=15.24 \text{ k}\Omega$, $R_c=995 \Omega$,
133 and $R_e=730 \Omega$. The results are summarized in table V along with the percent errors.

134 6 IV. Using A Finite Bypass Capacitor

135 If the bypass capacitor does not have zero impedance the problem is much more realistic, but requires a significant
136 amount of additional work to analyze. Here, rather than using the hybrid π model it is more appropriate to use
137 the T-model since it is easier to include the emitter impedance. This is illustrated in Fig. 1. Figure 1: The
138 T-model is used here in order to address the finite bypass capacitance C_b

139 The circuit was analyzed by employing nodal analysis at the three essential nodes with an input function of I
140 amps at 3 kHz in order to determine the input impedance and other parameters.

141 After simplifying the expressions, three equations in three unknowns were used to determine Rin, and Av.
142 Note that the impedance of the capacitor was only evaluated in magnitude, since the phase would have little
143 effect on the overall result. The three nodal equations are listed here in (13).

144 The input impedance was evaluated as $Z_{in} = \frac{V_{in}}{I_{in}}$

145 , and the gain was calculated as $A_v = \frac{V_{out}}{V_{in}}$.

146 Once this was completed a current source was applied to the output to find the output impedance, resulting
147 in the following simultaneous equations.
$$\begin{bmatrix} R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8 + R_9 + R_{10} + R_{11} + R_{12} + R_{13} + R_{14} + R_{15} + R_{16} + R_{17} + R_{18} + R_{19} + R_{20} + R_{21} + R_{22} + R_{23} + R_{24} + R_{25} + R_{26} + R_{27} + R_{28} + R_{29} + R_{30} + R_{31} + R_{32} + R_{33} + R_{34} + R_{35} + R_{36} + R_{37} + R_{38} + R_{39} + R_{40} + R_{41} + R_{42} + R_{43} + R_{44} + R_{45} + R_{46} + R_{47} + R_{48} + R_{49} + R_{50} + R_{51} + R_{52} + R_{53} + R_{54} + R_{55} + R_{56} + R_{57} + R_{58} + R_{59} + R_{60} + R_{61} + R_{62} + R_{63} + R_{64} + R_{65} + R_{66} + R_{67} + R_{68} + R_{69} + R_{70} + R_{71} + R_{72} + R_{73} + R_{74} + R_{75} + R_{76} + R_{77} + R_{78} + R_{79} + R_{80} + R_{81} + R_{82} + R_{83} + R_{84} + R_{85} + R_{86} + R_{87} + R_{88} + R_{89} + R_{90} + R_{91} + R_{92} + R_{93} + R_{94} + R_{95} + R_{96} + R_{97} + R_{98} + R_{99} + R_{100} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}$$
 (13a)
148
$$\begin{bmatrix} R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8 + R_9 + R_{10} + R_{11} + R_{12} + R_{13} + R_{14} + R_{15} + R_{16} + R_{17} + R_{18} + R_{19} + R_{20} + R_{21} + R_{22} + R_{23} + R_{24} + R_{25} + R_{26} + R_{27} + R_{28} + R_{29} + R_{30} + R_{31} + R_{32} + R_{33} + R_{34} + R_{35} + R_{36} + R_{37} + R_{38} + R_{39} + R_{40} + R_{41} + R_{42} + R_{43} + R_{44} + R_{45} + R_{46} + R_{47} + R_{48} + R_{49} + R_{50} + R_{51} + R_{52} + R_{53} + R_{54} + R_{55} + R_{56} + R_{57} + R_{58} + R_{59} + R_{60} + R_{61} + R_{62} + R_{63} + R_{64} + R_{65} + R_{66} + R_{67} + R_{68} + R_{69} + R_{70} + R_{71} + R_{72} + R_{73} + R_{74} + R_{75} + R_{76} + R_{77} + R_{78} + R_{79} + R_{80} + R_{81} + R_{82} + R_{83} + R_{84} + R_{85} + R_{86} + R_{87} + R_{88} + R_{89} + R_{90} + R_{91} + R_{92} + R_{93} + R_{94} + R_{95} + R_{96} + R_{97} + R_{98} + R_{99} + R_{100} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}$$
 (13b)
$$\begin{bmatrix} R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8 + R_9 + R_{10} + R_{11} + R_{12} + R_{13} + R_{14} + R_{15} + R_{16} + R_{17} + R_{18} + R_{19} + R_{20} + R_{21} + R_{22} + R_{23} + R_{24} + R_{25} + R_{26} + R_{27} + R_{28} + R_{29} + R_{30} + R_{31} + R_{32} + R_{33} + R_{34} + R_{35} + R_{36} + R_{37} + R_{38} + R_{39} + R_{40} + R_{41} + R_{42} + R_{43} + R_{44} + R_{45} + R_{46} + R_{47} + R_{48} + R_{49} + R_{50} + R_{51} + R_{52} + R_{53} + R_{54} + R_{55} + R_{56} + R_{57} + R_{58} + R_{59} + R_{60} + R_{61} + R_{62} + R_{63} + R_{64} + R_{65} + R_{66} + R_{67} + R_{68} + R_{69} + R_{70} + R_{71} + R_{72} + R_{73} + R_{74} + R_{75} + R_{76} + R_{77} + R_{78} + R_{79} + R_{80} + R_{81} + R_{82} + R_{83} + R_{84} + R_{85} + R_{86} + R_{87} + R_{88} + R_{89} + R_{90} + R_{91} + R_{92} + R_{93} + R_{94} + R_{95} + R_{96} + R_{97} + R_{98} + R_{99} + R_{100} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}$$
 (13c)

150 7 Global

151
$$\begin{bmatrix} R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8 + R_9 + R_{10} + R_{11} + R_{12} + R_{13} + R_{14} + R_{15} + R_{16} + R_{17} + R_{18} + R_{19} + R_{20} + R_{21} + R_{22} + R_{23} + R_{24} + R_{25} + R_{26} + R_{27} + R_{28} + R_{29} + R_{30} + R_{31} + R_{32} + R_{33} + R_{34} + R_{35} + R_{36} + R_{37} + R_{38} + R_{39} + R_{40} + R_{41} + R_{42} + R_{43} + R_{44} + R_{45} + R_{46} + R_{47} + R_{48} + R_{49} + R_{50} + R_{51} + R_{52} + R_{53} + R_{54} + R_{55} + R_{56} + R_{57} + R_{58} + R_{59} + R_{60} + R_{61} + R_{62} + R_{63} + R_{64} + R_{65} + R_{66} + R_{67} + R_{68} + R_{69} + R_{70} + R_{71} + R_{72} + R_{73} + R_{74} + R_{75} + R_{76} + R_{77} + R_{78} + R_{79} + R_{80} + R_{81} + R_{82} + R_{83} + R_{84} + R_{85} + R_{86} + R_{87} + R_{88} + R_{89} + R_{90} + R_{91} + R_{92} + R_{93} + R_{94} + R_{95} + R_{96} + R_{97} + R_{98} + R_{99} + R_{100} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}$$
 (14a)
152
$$\begin{bmatrix} R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8 + R_9 + R_{10} + R_{11} + R_{12} + R_{13} + R_{14} + R_{15} + R_{16} + R_{17} + R_{18} + R_{19} + R_{20} + R_{21} + R_{22} + R_{23} + R_{24} + R_{25} + R_{26} + R_{27} + R_{28} + R_{29} + R_{30} + R_{31} + R_{32} + R_{33} + R_{34} + R_{35} + R_{36} + R_{37} + R_{38} + R_{39} + R_{40} + R_{41} + R_{42} + R_{43} + R_{44} + R_{45} + R_{46} + R_{47} + R_{48} + R_{49} + R_{50} + R_{51} + R_{52} + R_{53} + R_{54} + R_{55} + R_{56} + R_{57} + R_{58} + R_{59} + R_{60} + R_{61} + R_{62} + R_{63} + R_{64} + R_{65} + R_{66} + R_{67} + R_{68} + R_{69} + R_{70} + R_{71} + R_{72} + R_{73} + R_{74} + R_{75} + R_{76} + R_{77} + R_{78} + R_{79} + R_{80} + R_{81} + R_{82} + R_{83} + R_{84} + R_{85} + R_{86} + R_{87} + R_{88} + R_{89} + R_{90} + R_{91} + R_{92} + R_{93} + R_{94} + R_{95} + R_{96} + R_{97} + R_{98} + R_{99} + R_{100} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} I_1 \\ I_2 \\ I_3 \end{bmatrix}$$
 (14b)

153 After setting the source to zero the resulting output impedance was calculated as Z_{out} . In order to achieve
154 the necessary parameters it required two 3x3 matrix inversions per iteration and convergence took significantly
155 longer than when considering the ideal bypass capacitor, requiring roughly 3000 epochs. Increasing the number
156 of epochs beyond that number did not improve performance in any measurable way. There were 10 trials for
157 the bypass capacitors from 10 μ F to 100 μ F as illustrated in table VI. At first it seemed like the capacitors could
158 be incorporated in the original design as an output parameter of the network along with the resistances but
159 since only the magnitudes of the not really a problem because the necessary parameters for each topology can be
160 learned by the network in a matter of minutes and the value of the bypass capacitor is not that critical when only

161 10 μF increments are being considered. The input frequency of 3 kHz was chosen since this is a good mid-band
 162 parameter for audio signals. Requiring the input frequency to be a variable caused problems with convergence,
 163 so for the present it was fixed at the aforementioned value. Finite values of bypass capacitance are rarely studied
 164 in undergraduate electronics courses, where most curricula assume that the bypass capacitor is ideal with infinite
 165 capacitance. This makes the analysis much simpler but not very realistic unless the capacitor used in the physical
 166 circuit is fairly large in value. It is interesting, and obvious, that as the capacitance increases, the results from
 167 the second design merge with those from the first one. This includes the training errors for each scenario. Table
 168 VII contains the results starting with a 10 μF bypass capacitor, and ending with 100 μF . It lists the solutions from
 169 P-Spice and compares them with the outputs from the neural network. For comparative purposes, the input
 170 parameters were kept the same as approach those yielded from the ideal bypass capacitor. Having the capacitor
 171 impedance and the emitter resistance combined resulted in an overall impedance this reason 10 trials, one for
 172 each capacitor value, were conducted to provide proper training. Actually, this is that could not be resolved into
 173 separate elements. For in the last line in table IV. Here it is seen that at lower capacitances the voltage gain is
 174 lower and the input impedance higher, which one would expect. As the capacitance increases the results from
 175 the network approximation, which one would also expect. In this table the value of V_{ce} is not listed since it is
 176 not dependent on the value of the bypass capacitor and remains constant.
 177 It is noteworthy that once a capacitance of 60 -70 μF is reached there is little change in the parameters of
 interest.^{1 2}




Figure 1: Figure 3 :

178

¹() © 2016 Global Journals Inc. (US) 1

²© 2016 Global Journals Inc. (US)




Figure 2: A

1 [Redacted]

Figure 3: Figure 1 :

4 [Redacted]

Figure 4: Figure 4 :

1 [Redacted]

Figure 5: 1 DA

[Redacted]

Figure 6:

1

Resistor	Start Value	Step Value	Stop Value
Rb1	6 k?	250?	10 k?
Rb2	4 k?	250?	7 k?
Rc	1 k?	100?	3 k?
Re	400?	100?	1.5 k?

Figure 7: Table 1 :

2

Data type	Number of patterns	Upper base resistor Rb1 (mse)	Lower base resistor Rb2 (mse)	Collector resistor Rc (mse)	Emitter resistor Re (mse)
Training set	5439	112	58	0.275	0.457
Test Set 1	6306	93	45	0.202	0.288
Test Set 2	10875	93	45	0.202	0.286
Test Set 3	17427	86	42	0.206	0.292
Test Set 4	21534	86	42	0.206	0.294

Figure 8: Table 2 :

3

Parameter	Minimum Value	Maximum Value
Rin	566 ?	1.67 k?
Ro	947 ?	2.18 k?
Av	-210 v/v	-92 v/v
Vce	2.41 v	9.11 v

Figure 9: Table 3 :

4

Rin (?)	% error	Ro (?)	% error	Av	% error	Vbe	% error
900 -4.13	960	-0.65	-172 -5.10			7.0	8.48
880 -4.27	960	-0.66	-172 -2.85			7.0	5.38
880 -6.03	960	-0.76	-172 -0.84			7.0	-0.84

Figure 10: Table 4 :

5

Parameter	Neural Network	P-Spice	% difference
Rin	827 ?	804 ?	0.37
Ro	953 ?	881 ?	2.5
Av	-170 v/v	-180 v/v	5.8
Vce	5.671 v	5.56 v	2.0

Figure 11: Table 5 :

6

Capacitor Value in ?F	Number of patterns	Upper base resistor (mse)	base Rb1	Lower base resistor (mse)	base Rb2	Collector resistor Rc (mse)	Emitter resistor Re (mse)
10	14294	389		218		2.17	1.84
20	13500	437		264		3.44	1.87
39	11982	490		247		2.22	1.80
40	10652	403		219		.037	2.12
50	8884	121		65		0.08	1.36
60	8541	117		59		0.19	1.13
70	8244	56		40		0.14	0.38
80	7987	197		67		0.56	1.25
90	7920	177		72		0.71	0.74
100	7843	148		58		0.11	0.57

Figure 12: Table 6 :

179 .1 V. Conclusions And Further Work

180 This has been an interesting and rewarding research project. It is hoped by this author that engineers and faculty
181 members will find these results useful. The fascinating part of this project comes particularly from the results
182 of including the non-ideal bypass capacitance. Non-ideal bypass capacitors are rarely emphasized when teaching
183 about, or working with, transistor circuits, at least at the introductory level. This neural network paradigm
184 should be useful to engineers and faculty members when looking for solutions to various designs. The approach
185 described in this paper can resolve and verify several transistor designs and illustrates the efficacy of neural
186 networks as a development tool for amplifier circuit biasing. An extension of this work will be to expand this
187 technique to other amplifier circuits, e.g., the common collector and common base models employing both the
188 BJT and the MOSFET. An additional objective is to determine a set of input parameters that will yield accurate
189 results without having to adjust them as illustrated in table IV.

190 [Pao ()] *Adaptive Pattern Recognition and Neural Networks*, Y Pao , H . 1989. Addison-Wesley.

191 [Jaeger ()] ‘Microelectronic Circuit Design’. R C Jaeger . *Mc Graw-Hill* 1997. 13.

192 [Sedra and Smith ()] *Microelectronic Circuits*, A S Sedra , K C Smith . 2015. Oxford University Press. (Seventh
193 Ed)

194 [Hagan and Demuth] *Neural Network Design*, M T Hagan , H Demuth , B . (Second Ed)

195 [Demuth and Beale] *Neural Network Toolbox*, H T Demuth , M Beale . The Mathworks Inc.

196 [Graupe ()] *Principles of Artificial Neural Networks*, D Graupe . 2013. World Scientific.

197 [References Références Referencias] *References Références Referencias*,

198 [Hemminger ()] ‘Understanding Transmission Line Impedance Matching Using Neural Networks and PowerPoint’.
199 T L Hemminger . *Frontiers in Education* 2005. p. T4E.