Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.* 

## A Neural Network Approach to Transistor Circuit Design

Thomas L. Hemminger<sup>1</sup> and Thomas L. Hemminger<sup>2</sup>

<sup>1</sup> Penn State University

Received: 7 December 2015 Accepted: 31 December 2015 Published: 15 January 2016

#### 6 Abstract

1

2

3

4

Transistor amplifier design is an important and fundamental concept in electronics, typically 7 encountered by students at the junior level in electrical engineering. This paper focuses on two 8 configurations that employ neural networks to design bipolar junction transistor circuits. The 9 purpose of this work is to determine which design best fits the required parameters. Engineers 10 often need to develop transistor circuits using a particular topology, e.g., common emitter, 11 common collector, or common base. These also include a set of parameters including voltage 12 gain, input impedance, and output impedance. For the most part, there are several 13 methodologies that can provide a suitable solution, however the objective of this work is to 14 indicate which external resistors are necessary to yield useful designs by employing neural 15 networks. Here, a neural network has been trained to supply these component values for a 16 particular configuration based on the aforementioned parameters. This should save a 17 significant amount of work when evaluating a particular topology. And it should also permit 18

<sup>19</sup> experimentation with several designs, without having to perform detailed calculations.

20

21 Index terms—feed forward neural networks, bipolar junction transistor circuits, MOSFETs.

#### <sup>22</sup> 1 I. Introduction

any transistor circuits are designed using bipolar junction transistors (BJTs) or MOSFETs. MOSFET designs 23 are usually easier to analyze due to the high gate impedance so this paper focuses on the BJT, and in particular, 24 25 the common emitter configuration. There will be two types of ac equivalent circuit analyzed in this paper. The 26 first will assume that the emitter bypass capacitor is ideal, i.e. infinite capacitance, and the second will consider a finite capacitor impedance, which significantly increases the complexity of the problem. The coupling capacitors 27 tend to play a lesser role in the ac design parameters so the ideal approximation of these components is reasonably 28 close to the non-ideal case. The output impedance of the source and the input impedance of the load can be 29 factored in after developing the initial model. 30

The calculations are relatively simple when considering a common emitter amplifier circuit with an resistor 31 values, then often has to modify them to achieve the proper gain (Av), input impedance (Rin), output impedance 32 (Ro), and voltage difference between the collector and emitter (Vce). When working with an ideal bypass 33 capacitor, it is not difficult to determine the proper parameters, but for the finite bypass capacitor the problem is 34 significantly more challenging. This work is mainly intended for engineers, but also professors who may need to 35 36 evaluate specific amplifier designs and grade the circuits supplied by their students. With regard to professors, 37 if a student submits a design, it is the role of the instructor to evaluate the configuration to determine whether 38 it meets the expected parameters. In other words, the resistor values, and/or the bypass capacitor value needs 39 to be defined. If each student, or team, in a lab is expected to create a different design it will be necessary for the instructor to evaluate each solution to determine whether it meets the given criteria so this work should 40 streamline the procedure. 41

This paper is organized as follows. First, the design procedure for the dc equivalent common emitter circuit is introduced along with some of its defining equations. Next, the expressions needed to solve for the ac equivalent circuits are developed. This is followed by a brief discussion of the neural network architecture. The next section

#### 5 III. EXPERIMENTAL PROCEDURE

45 addresses the finite bypass capacitor and the equations required to analyze the modified circuit. Finally, some 46 conclusions will be discussed and some thoughts for further work.

## 47 2 II. The Common Emitter Amplifier

48 The common emitter amplifier circuit is one of the basic configurations introduced when studying the BJT [Sedra

49 and Smith, 2015], [Jaeger, 1997]. It is a voltage amplifier with a reasonably high input impedance and voltage

<sup>50</sup> gain. The output impedance can be a bit high as well, but this can be handled by being certain that the input <sup>51</sup> impedance of the follow-up stage is much higher, as for example, an emitter follower circuit. In a transistor

<sup>52</sup> circuit there are the dc bias values and the ac signal, but one must look at each of them separately in order to

53 compute the proper operating points.

#### 54 **3** M

ideal bypass capacitor, but a much greater amount of effort is needed for the non-ideal case. The former will be considered first. For a given transistor the designer works through a set of calculations to determine the An example circuit is shown in Fig. 1 where the 2N3904 NPN transistor is used with ?=160. The ac input is Vi while the output is taken across the load resistor RL on the right.

Abstract-Transistor amplifier design is an important and fundamental concept in electronics, typically encountered by students at the junior level in electrical engineering. This paper focuses on two configurations that employ neural networks to design bipolar junction transistor circuits. The purpose of this work is to determine which design best fits the required parameters.

Engineers often need to develop transistor circuits using a particular topology, e.g., common emitter, common collector, or common base. These also include a set of parameters including voltage gain, input impedance, and output impedance. For the most part, there are several methodologies that can provide a suitable solution, however the objective of this work is to indicate which external resistors are necessary to yield useful designs by employing neural networks. Here, a neural network has been trained to supply these component values for a

particular configuration based on the aforementioned parameters. This should save a significant amount of work
 when evaluating a particular topology. And it should also permit experimentation with several designs, without

<sup>70</sup> having to perform detailed calculations.

Initially, the dc circuit is analyzed with all capacitors considered as open circuits in order to find the currents and voltages from the power supply and biasing resistors. The coupling capacitors isolate the dc component and its circuit equivalent is shown in Fig. ??.

# <sup>74</sup> 4 Figure 2 : The dc equivalent circuit of a common emitter <sup>75</sup> amplifier with ideal capacitors

79 So the loop expression becomes:

80 ()017.0 = + + + + ? E B B B th R I I R V ? (2)

From now on the ac component is of interest. By superposition the DC sources are shut down, which means that they act like short circuits to ground. By looking at the right hand term from above it can be seen that the ac equivalent is:be T C c v V I i????????(4)

This is the reciprocal of resistance and is referred to as trans conductance, with symbol gm: where T C m V I  $g_{2} = g = (5)$  therefore: be m c v g i = (6)

The ac input resistance of the transistor is defined as input voltage divided by input current so the resistance seen at the base is ()m be m be b be g v g v i v r?? ? = = = (7) Alternatively () () B T T B T C I V V I V I V I V I r = = =???? (8)

For the finite bypass capacitor circuit the Tmodel of the BJT will be used so se resistance seen from the emitter to the base will be needed and is written as

## <sup>98</sup> 5 III. Experimental Procedure

<sup>99</sup> Neural networks are most commonly considered as pattern recognition systems. This author has used them to <sup>100</sup> develop a method of impedance matching using feed-forward neural networks [Hemminger, 2005]. They are nonlinear systems and are often employed to differentiate between input patterns [Pao, 1989], [Graupe 2013], ??Hagan
 and Demuth].

In order to train the neural networks in this project a set of "for" loops was created in MATLAB? for the 103 four biasing resistors. For all of the tests, the resistor values ranged as shown in table 1. The values of Rin, 104 Ro, Av, and Vce were calculated for all of the resistor combinations. Once this was completed a neural network 105 was trained using the new input values of Rin, Ro, Av, and Vceto compute the four biasing resistor values. In 106 developing the network, the inputs and outputs were normalized to a magnitude of 1 to ensure convergence. For 107 the ideal bypass capacitor circuit there were 5,349 training patterns, limited to realistic values. For example, the 108 gain, Av, was limited to a magnitude of 210, while Vce was held to the range of 2 volts to 12 volts. The test sets 109 consisted of a larger number of patterns, none of which had been used in training. 110

The neural network package in MATLAB? was utilized to train the networks, employing the Levenberg-Marquardt algorithm, using one hidden layer of 18 sigmoidal (Tanh) neurons each ??Demuth and Beale]. Smaller numbers of nodes yielded unacceptable results and more nodes or more than one hidden layer did not provide any improvement in performance. The network was trained for 2000 epochs resulting in a meansquared error (mse) of 6.4x10-7. Further training did not seem improve performance. A comparison between the neural network results and those by direct calculation is shown in table II. Fig. 4 shows the architecture of the neural network. This network employs hyperbolic tangent activation functions to map the transistor parameters to the values of the

118 resistors.

Note that the number of patterns changes with all of the training and testing scenarios. This occurs because as 119 the values of the biasing resistors change, the number of the voltage gains and values of Vce change, and one or 120 the other can fall out of the ranges specified earlier. Only those that fall within those ranges are employed in the 121 tests. When using the resistance values illustrated in table I the output parameters have the ranges shown in table 122 III. It is not required that these ranges be followed precisely but it is likely a good practice to stay within them 123 when considering an input set. The training set was included for comparative purposes. It is important to realize 124 that not all input parameter combinations are feasible. For example, if the Year 2016 () D base bias resistors 125 are kept to a low value the collector and emitter currents can be greater, resulting in a smaller value of Vce. In 126 this case it would not be appropriate to set a small value of dc input resistance and a large value of Vce, since 127 they can be mutually exclusive. However, by judiciously choosing realistic inputs the results can be close to the 128 desired values. Some examples are shown in table IV. The requested parameters are shown with the percent error 129 between the network output and the calculated values. By "tuning" the input parameters the percent errors can 130 be reduced to acceptable values. In this case the voltage gain was the main focus. The resistor values from the 131 last trial from table IV were used in a P-Spice simulation. The values were Rb1=30.0 k?, Rb2=15.24 k?, Rc=995 132 ?, and Re=730 ?. The results are summarized in table V along with the percent errors. 133

#### <sup>134</sup> 6 IV. Using A Finite Bypass Capacitor

If the bypass capacitor does not have zero impedance the problem is much more realistic, but requires a significant amount of additional work to analyze. Here, rather than using the hybrid -? model it is more appropriate to use the T-model since it is easier to include the emitter impedance. This is illustrated in Fig. ?? Figure ??: The T-model is used here in order to address the finite bypass capacitance Cb

The circuit was analyzed by employing nodal analysis at the three essential nodes with an input function of I amps at 3 kHz in order to determine the input impedance and other parameters.

After simplifying the expressions, three equations in three unknowns were used to determine Rin, and Av. Note that the impedance of the capacitor was only evaluated in magnitude, since the phase would have little effect on the overall result. The three nodal equations are listed here in (13).

144 The input impedance was evaluated asamps I v R in 1 =

, and the gain was calculated as  $1 \ 3 \ v \ v \ A \ v = .$ 

#### 150 7 Global

After setting the source to zero the resulting output impedance was calculated as . In order to achieve 153 154 the necessary parameters it required two 3x3 matrix inversions per iteration and convergence took significantly 155 longer than when considering the ideal bypass capacitor, requiring roughly 3000 epochs. Increasing the number of epochs beyond that number did not improve performance in any measurable way. There were 10 trials for 156 the bypass capacitors from  $10\mu$ F to  $100\mu$ F as illustrated in table VI. At first it seemed like the capacitors could 157 be incorporated in the original design as an output parameter of the network along with the resistances but 158 since only the magnitudes of the not really a problem because the necessary parameters for each topology can be 159 learned by the network in a matter of minutes and the value of the bypass capacitor is not that critical when only 160

 $10 \ \mu F$  increments are being considered. The input frequency of 3 kHz was chosen since this is a good mid-band 161 parameter for audio signals. Requiring the input frequency to be a variable caused problems with convergence, 162 so for the present it was fixed at the aforementioned value. Finite values of bypass capacitance are rarely studied 163 in undergraduate electronics courses, where most curricula assume that the bypass capacitor is ideal with infinite 164 capacitance. This makes the analysis much simpler but not very realistic unless the capacitor used in the physical 165 circuit is fairly large in value. It is interesting, and obvious, that as the capacitance increases, the results from 166 the second design merge with those from the first one. This includes the training errors for each scenario. Table 167 VII contains the results starting with a 10?F bypass capacitor, and ending with 100?F.It lists the solutions from 168 P-Spice and compares them with the outputs from the neural network. For comparative purposes, the input 169 parameters were kept the same as approach those yielded from the ideal bypass capacitor Having the capacitor 170 impedance and the emitter resistance combined resulted in an overall impedance this reason 10 trials, one for 171 each capacitor value, were conducted to provide proper training. Actually, this is that could not be resolved into 172 separate elements. For in the last line in table IV. Here it is seen that at lower capacitances the voltage gain is 173 lower and the input impedance higher, which one would expect. As the capacitance increases the results from 174 the network approximation, which one would also expect. In this table the value of Vce is not listed since it is 175

- 176 not dependent on the value of the bypass capacitor and remains constant.
- 177 It is noteworthy that once a capacitance of 60 -70?F is reached there is little change in the parameters of interest. 1 2



Figure 1: Figure 3 :

178

<sup>&</sup>lt;sup>1</sup>() © 2016 Global Journals Inc. (US) 1

 $<sup>^{2}</sup>$ © 2016 Global Journals Inc. (US)



Figure 2: A



Figure 7: Table 1 :

Stop Value

10 k?

 $7 \mathrm{k?}$ 

3 k?

1.5 k?

 $\mathbf{2}$ 

		Upper	Lower	Collector	Emitter	
	Numb	er base	base	resistor	resistor	
Data type	of	resistor	resistor	$\operatorname{Rc}$	${ m Re}$	
	patter	nsRb1	Rb2	(mse)	(mse)	
		(mse)	(mse)			
Training set	5439	112	58	0.275	0.457	
Test Set 1 6306		93	45	0.202	0.288	
Test Set 2 10875		93	45	0.202	0.286	
Test Set 3 17427		86	42	0.206	0.292	
Test Set 4 21534		86	42	0.206	0.294	

Figure 8: Table 2 :

#### 3

Parameter	Minimum Value	Maximum Value
Rin	566 ?	1.67 k?
Ro	947 ?	2.18 k?
Av	-210 v/v	-92 v/v
Vce	2.41 v	9.11 v

Figure 9: Table 3 :

### $\mathbf{4}$

Rin	%	Ro	%	Av $\%$	Vbe	%
(?)	$\operatorname{error}$	(?)	error	error		error
900 -4.13 960			-0.65 -172 -5.10		7.0	8.48
880 -4.27 960			-0.66 -172 -2.85		7.0	5.38
880 -6.03 960			-0.76 -172 -0.84		7.0	-0.84

Figure 10: Table 4 :

## $\mathbf{5}$

Parameter	Neural Network	P-Spice	% difference
Rin	827 ?	804 ?	0.37
Ro	953 ?	881 ?	2.5
Av	-170 v/v	-180 v/v	5.8
Vce	5.671 v	$5.56 \mathrm{v}$	2.0

Figure 11: Table 5 :

	٠		
ł	١	1	
•	,	,	

Capacito	r Number	of	Upper	base	Lower	base	Collector resis-	Emitter resis-
Value in	n patterns		resistor	Rb1	resistor	Rb2	tor Rc (mse)	tor $Re$ (mse)
?F			(mse)		(mse)			
10	14294		389		218		2.17	1.84
20	13500		437		264		3.44	1.87
39	11982		490		247		2.22	1.80
40	10652		403		219		.037	2.12
50	8884		121		65		0.08	1.36
60	8541		117		59		0.19	1.13
70	8244		56		40		0.14	0.38
80	7987		197		67		0.56	1.25
90	7920		177		72		0.71	0.74
100	7843		148		58		0.11	0.57

Figure 12: Table 6 :

#### <sup>179</sup> .1 V. Conclusions And Further Work

- 180 This has been an interesting and rewarding research project. It is hoped by this author that engineers and faculty
- members will find these results useful. The fascinating part of this project comes particularly from the results of including the non-ideal bypass capacitance. Non-ideal bypass capacitors are rarely emphasized when teaching

about, or working with, transistor circuits, at least at the introductory level. This neural network paradigm

- should be useful to engineers and faculty members when looking for solutions to various designs. The approach
- described in this paper can resolve and verify several transistor designs and illustrates the efficacy of neural networks as a development tool for amplifier circuit biasing. An extension of this work will be to expand this
- technique to other amplifier circuits, e.g., the common collector and common base models employing both the
- 188 BJT and the MOSFET. An additional objective is to determine a set of input parameters that will yield accurate
- results without having to adjust them as illustrated in table IV.
- 190 [Pao ()] Adaptive Pattern Recognition and Neural Networks, Y Pao , H . 1989. Addison-Wesley.
- 191 [Jaeger ()] 'Microelectronic Circuit Design'. R C Jaeger . Mc Graw-Hill 1997. 13.
- [Sedra and Smith ()] Microelectronic Circuits, A S Sedra , K C Smith . 2015. Oxford University Press. (Seventh Ed)
- 194 [Hagan and Demuth] Neural Network Design, M T Hagan , H Demuth , B . (Second Ed)
- 195 [Demuth and Beale] Neural Network Toolbox, H T Demuth , M Beale . The Mathworks Inc.
- 196 [Graupe ()] Principles of Artificial Neural Networks, D Graupe . 2013. World Scientific.
- 197 [References Références Referencias] References Références Referencias,
- 198 [Hemminger ()] 'Understanding Transmission Line Impedance Matching Using Neural Networks and PowerPoint'.
- 199 T L Hemminger . Frontiers in Education 2005. p. T4E.