Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

An Efficiency Study on Fault Tolerent Fir Filters

Augusta Angel M^1

¹ VV COLLEGE OF ENGINEERING

Received: 16 December 2016 Accepted: 4 January 2017 Published: 15 January 2017

6 Abstract

1

2

3

14

7 In this Digital World, Digital filters are the boom for modern digital communications in which

8 Fir filters play a vital role. But the reliability of these filters is still a paradox. Nowadays

 $_{9}$ $\,$ electronic devices with multiple numbers of filters are used in various fields. Hence the

¹⁰ performance and reliability of the filters must be improved. A number of techniques have been

in introduced to detect and correct errors that occur in those filter circuits. In this paper, the

¹² use of hamming code error correction technique on 4 tap fir filters are studied in order to

¹³ obtain optimized and efficient reliability.

15 Index terms—

¹⁶ 1 I. Introduction

n analog and digital communication fields, the Digital Filters play a vital role. The main purpose of using 17 the filters is to remove the unwanted signal components in order to produce the better quality signal at the 18 output. Figure 1 shows the functional block of digital filter. The digital filter is a discrete system, and it can 19 do a series of mathematic processing to the input signal, and therefore obtain the desired information from the 20 input signal. while compared with the analog filters, the digital filters have unique characteristics of generating 21 the stabilized signal at the output. So that the digital filters are preferred than the analogue one in electronic 22 circuits. The two major classification of digital filters are FIR (Finite Impulse Response) and IIR (Infinite Impulse 23 24 Response) filter. The FIR filters are employed in filtering problems than IIR filters because of efficient hardware implementation with fewer precision errors and also the stabilized response with the linear phase. Due to its 25 linear phase characteristics, Finite impulse response (FIR) filter plays an vital role in the processing of digital 26 signal. 27

²⁸ 2 a) FIR Filter Design

Finite-Impulse Response (FIR) filters have considered as important building blocks in many digital signal 29 processing (DSP) systems. The FIR filter is preferred over the IIR filter because of efficient implementation 30 with fewer finite precision error and having better stability with linear phase. In any Fir filter, the output 31 signal is obtained by convoluting the input signal with the filter co-efficient i.e., Data that is either transmitted 32 over communication channel is not completely error free. This change in the data is caused due to external 33 interference, signal distortion, attenuation or from noise. There are two types of errors. Firstly single error in 34 which only one bit is changed. And secondly the burst error in which more than one bits are changed. There 35 are various error detection and correction techniques such as Cyclic Redundancy Checks (CRC), Parity check, 36 37 LRC, VRC and Hamming Code. This work focuses on Hamming code. A commonly known linear Block Code is 38 the Hamming code. In a block of data, Hamming codes can detect and correct a single bit-error. In these codes, every bit is included in a unique set of parity bits [2]. By analyzing parities of combinations of received bits, the 39 presence and location of a single parity bit-error can be determined. The parities of combinations of received 40 bits are used to produce a table of parities which corresponds to a particular bit-error combination. 41 This table of errors is called as the error syndrome. If all parities are correct according to this pattern, 42

42 This table of errors is called as the error syndrome. If all parities are correct according to this pattern, 43 it can be concluded that there is no single biterror in the message (there may be multiple bit-errors). Due 44 to single bit-error, if there is any error in the parities, the erroneous data bit can be found by adding up the 45 positions of the erroneous parities. Hamming codes are easy to implement. They are generally used in computing,

telecommunication, and other applications including data compression, and turbo codes [3]. They are also used for low cost and low power applications.

48 3 II. Fault Tolerant FIR Filters

To protect a circuit from errors, so many techniques can be used. In the manufacturing process of the circuits, 49 modifications can be done to minimize the number of errors by adding redundancy at the logic to ensure that 50 errors do not affect the system functionality. In signal processing and communication systems, digital filters 51 are most commonly used. More number of techniques has been proposed to protect the circuits. By using 52 number of methods, we can identify the faults and also correct the errors within circuit itself. There are different 53 fault tolerance approaches to conventional circuits and the digital signal processing circuits. Fault tolerant filter 54 implementations are needed, whenever the system reliability is critical. So, using error correction codes, the 55 filters can be protected. Here, we use hamming code for error correction. 56

The fault tolerant of fir filters are achieved by including the ecc in the fir architecture. Hence if the filter 57 produces a error at the output, it can be detected and corrected by using the error correction unit. Figure 3 58 depicts that the output of fir filter is given to the error correction unit in which the errorous bit is identified 59 and it is corrected. The error correction unit includes the hamming encoder and decoder. (the positions in 60 an 21-bit sequence that are powers of 2). The parity bit pl is calculated using all bits positions whose binary 61 representation includes a 1 in the least significant position. p2 bit is calculated using all the bit positions with 62 a 1 in the second position and so on. Thus, the parity bits are generated for different combination of bits. The 63 various combinations are: p: bits 1,3,5, 7, 9, 11, 13,15, 17, 19, 21 p2: bits 2, 3, 6, 7, 10, 11, 14, 15, 18, 19 p3: 64 bits 4, 5, 6, 7, 12, 13, 14, 15, 20, 21 p4: bits 8, 9, 10, 11, 12, 13, 14, 15 p5: bits 16, 17, 18, 19, 20, 21 Figure 4 65 shows the hamming encoding technique, it shows how the parity bits are included in the data bits. If there is 66 any error on input data bits it can be detected and corrected by using these parity check bits. Table ?? shows 67 the position of error bits based on the parity check bits. For example, an error on d1 will cause errors on the 68 three parity check bits p1, p3; an error on d2 will affect only p2 and p3; an error on d3 will affect only on p1,p2 69

⁷⁰ and p3 and so on. Hence, once the erroneous bit is identified, it is corrected by simply inverting that bit.

71 4 Table I: Position of error bit

Suppose a binary data 0000001000000100 is to be transmitted, it is encoded by adding redundancy bits in 72 their corresponding position. Now, the encoded data 000000100000100 will be transmitted to the receiver. 73 The error detection and correction are shown in figure 5. If bit position 14 has been changed from 1 to 0 74 (i.e, 0000000000010100000) in transmitted data, Then the data will be erroneous. At the receiver side, the 75 hamming decoder recalculates the same set of bits used by sender plus the relevant parity (p) bit for each set. 76 The recalculated value of p5 p4 p3 p2 p1 is 01110, which corresponds to decimal 14. Therefore bit position 14 77 contains an error. To correct this error, bit position 14 is reversed from 0 to 1. 78 III. 79

80 5 Results And Discussion

The described structure has been implemented by using verilog HDL. The error dectection and correction are verified using the Xilinx 13.4 software tool. Figure 6 shows the RTL schematic of fault tolerant fir filter. For example figure 7 shows a output in which a error at the 4 th bit of the transmitted signal is detected by the syndrome (s1) and it is corrected by the error correction unit at the output. Now the error free signal is obtained as a output. By this way the reliability of the system is improved. Figure 8 shows the signal with no error. Since the Syndrome (s1) is 0000, no error is detected. Hence it is transmitted without any correction.

87 6 Conclusion

Filters are widely used in various digital signal processing applications. Protecting filters from errors is an important task which is addressed by various techniques. In this paper, a study was done on protecting errors by using error correction codes. The hamming code technique is employed along with fir filters, the error which arise due to any fault in the circuits are detected and corrected by this hamming encoder and decoder. The study shows that the reliability of the filters are improved by using this fault tolerant module and it also improves the

performance by reducing the area complexity, delay and power.

 $^{^{1}}$ © 2017 Global Journals Inc. (US) 1

 $^{^2 \}odot$ 2017 Global Journals Inc. (US) ()



1

 $\mathbf{2}$

Figure 1: Figure 1 :

$$y[n] = x[n] ** h[n] = \sum_{k=0}^{N-1} x[k]h[n-k]$$





Figure 3: Figure 2 :



Figure 4: Figure 3 :

21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
d15	d14	d13	d12	d11	p5	d10	d 9	dS	d 7	d6	d 5	d 4	p4	d 3	d2	d 1	p 3	d0	p2	p1
Pos	ition	of R	edun	danc	y bit	s in H	lam	ning	code		2 2	5 5	5 5	5 5	6	2 2	0	68	62	2
Dat	a: 00	0000	1000	00001	100														21	
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	0		0	1	0	0	0	0	0		0	1	0		0	20- 12-	24
Ad	ding	p1				8 7														
0	0	0	0	0		0	1	0	0	0	0	0		0	1	0		0		0
Ade	ding	p2																		
0	0	0	0	0		0	1	0	0	0	0	0		0	1	0		0	0	0
Ad	ding	p3																		
0	0	0	0	0		0	1	0	0	0	0	0		0	1	0	0	0	0	0
Ade	ting	p4																		
0	0	0	0	0	Π	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0
Ado	ting	рĴ																		
	1	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0

Figure 5: Figure 4 :

Error Position	Binary value of error position								
0 (no error)	рS	p4	p3	p2	pl				
1	0	0	0	0	1				
2	0	0	0	1	0				
3	0	0	0	1	1				
4	0	0	1	0	0				
5	0	0	1	0	1				
6	0	0	1	1	0				
7	0	0	1	1	1				
8	0	1	0	0	0				
9	0	1	0	0	1				
10	0	1	0	1	0				
11	0	1	0	1	1				
12	0	1	1	0	0				
13	0	1	1	0	1				
14	0	1	1	1	0				
15	0	1	1	1	1				
16	1	0	0	0	0				
17	1	0	0	0	1				
18	1	0	0	1	0				
19	1	0	0	1	1				
20	1	0	1	0	0				
21	1	0	1	0	1				

Figure 6: Figure 5 :



Co	rrect	ed da	ata (O	0000	00010	0000	0101	0000	0)										
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	0	(

6





Figure 8: Figure 7 :

Name	Value)S	1,999,995 ps	1,999,996 ps 1,99			
🗓 clk	1						
🕨 📑 Xin[7:0]	00010000		00010	000			
🕨 🎼 B[15:0]	001000001000000		001000000	1000000			
▶ 🏹 Yout[15:0]	001000001000000		001000000	1000000			
🕨 🏹 c1[20:0]	001001000010010000		001001000010	0 10000000			
▶ 🌄 s1[4:0]	00100		0010	oo			
🕨 駴 G[20:0]	001001000010010001		001001000010	0 1000 1000			
8							

Figure 9: Figure 8 :

6 CONCLUSION

- [Reviriego et al. (2012)] 'Area efficient concurrent error detection and correction for parallel filters'. P Reviriego
 , S Pontarelli , C Bleakley , J A Maestro . *IET Electron. Lett* Sep. 2012. 48 (20) p. .
- ⁹⁶ [Oppenheim and Schafer ()] Discrete Time Signal Processing, A V Oppenheim , R W Schafer . 1999. Upper
 ⁹⁷ Saddle River, NJ, USA: Prentice-Hall.
- 98 [Hamming (1950)] 'Error correcting and error detecting codes'. R W Hamming . Bell Syst. Tech. J Apr. 1950.
 99 29 p. .
- 100 [Sneha and Jamuna (2015)] 'FPGA Implementation of Reduced Precision Redundancy Protected Parallel Fir
- Filters'. P Sneha, S Jamuna. IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)
 May -Jun.2015. Ver. II. 10 (3) p. .
- [Gao et al. ()] Zhen Gao , Pedro Reviriego , Wen Pan , Zhan Xu , Ming Zhao , Jing Wang , Juan Antonio
 Maestro . Fault Tolerant Parallel Filters Based on Error Correction Codes, 2014. IEEE. p. .
- [Lin and Costello ()] S Lin , D J Costello . Error Control Coding, (NJ, USA) 2004. Prentice-Hall. (2nd ed.
 Englewood Cliffs)
- 107 [Single Error Correction and Double Error Detection (SECDED) with CoolRunner-II? CPLDs Xilinx, XAPP383 (v1.1) (2003)]
- 'Single Error Correction and Double Error Detection (SECDED) with CoolRunner-II? CPLDs'. Xilinx,
 XAPP383 (v1.1), August 1, 2003.
- 110 [Daitx et al. ()] 'VHDL Generation of Optimized FIR Filters'. F Daitx , S R Vagner , Eduardo Costa , Paulo
- 111 Flores, S Bampi . *IEEE International Conference on Signals, Circuits and Systems*, 2008.