

GLOBAL JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY: A HARDWARE & COMPUTATION Volume 17 Issue 1 Version 1.0 Year 2017 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 0975-4172 & Print ISSN: 0975-4350

# Reduction of Power Consumption using Different Coding Schemes using FPGA in NoC

By Dr. S. S. Chorage & Miss. Mitkari Sneha U

Bharati vidyapeeth's college

*Abstract*- Network-On-Chip (NoC) is used as a main part of a system. NoC overcomes traditional System-On-Chip (SoC) problems. Because, SoC has problems like cost, design risk, more complexity and more power consumption. In software part, Xilinx ISE Design suite 14.5 with VHDL programming is used. It is simple programming language. In hardware part, FPGA of Spartan 3E family is used. It is advanced 90nm technology. It is world's the cheapest FPGA family. It has 500K gates and 40 LUTs. It has lowest cost per logic. Its better advantage is that it is designed for more volume-to-market. Power consumption of given system is compared with previous system. From output power analysis chart, it is concluded that given system has lower power consumption than previous system. Power consumption of gray to binary conversion block of previous system is nearly equal to power consumption in the system.

Keywords: FPGA, LUTs, Network-on-Chip (NoC), System-on-Chip (SoC), Spartan 3E, VHDL.

GJCST-A Classification: E.4, I.4.2



Strictly as per the compliance and regulations of:



© 2017. Dr. S. S. Chorage & Miss. Mitkari Sneha U. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

### Reduction of Power Consumption using Different Coding Schemes using FPGA in NoC

Dr. S. S. Chorage <sup>a</sup> & Miss. Mitkari Sneha U<sup>o</sup>

Abstract- Network-On-Chip (NoC) is used as a main part of a system. NoC overcomes traditional System-On-Chip (SoC) problems. Because, SoC has problems like cost, design risk, more complexity and more power consumption. In software part, Xilinx ISE Design suite 14.5 with VHDL programming is used. It is simple programming language. In hardware part, FPGA of Spartan 3E family is used. It is advanced 90nm technology. It is world's the cheapest FPGA family. It has 500K gates and 40 LUTs. It has lowest cost per logic. Its better advantage is that it is designed for more volume-to-market. Power consumption of given system is compared with previous system. From output power analysis chart, it is concluded that given system has lower power consumption than previous system. Power consumption of gray to binary conversion block of previous system is nearly equal to power consumption of present (given) whole system. This proves that there is a great reduction in power consumption in the system. Keywords: FPGA, LUTs, Network-on-Chip (NoC), System-on-Chip (SoC), Spartan 3E, VHDL.

#### I. INTRODUCTION

A s process technology scaling continues number of transistor increases and hence power consumption also increases. Chip-multiprocessor can reach higher efficiency due to synchronized parallel execution of multiple programs or threads. Network-on-Chip is a scalable alternative to conventional when core count is more in Chip-multiprocessor. For mainly in current VLSI design, power efficiency is very important constraint in NoC design.



*Fig. 1:* Network-on-Chip power dissipation sources (links)[1]

Design density and total length of interconnection wires are directly proportional with each

Author  $\alpha$   $\sigma$ : Electronics and telecommunication, Department Bharati Vidyapeeth's College of Engineering for Women Pune, 43, Savitribai Phule Pune University, Maharashtra, India.

e-mails: suvarna.chorage@bharatividyapeeth.edu, snehamitkari@gmail.com other. This affects on long distant transmission delay and higher power consumption.

#### II. Related Work

Giuseppe Ascia, et al. [1],

In this paper, we propose the data encoding techniques are used to reduce both power dissipation and energy consumption of NoC links

Working on the basis of end-to-end, the proposed encoding scheme exploits the wormhole switching techniques.

That is, encoding and decoding of flits by NIs at source and destination.

Shivaraj MN, et al. [2],

In this paper, encoding techniques are used to reduce dynamic power reduction than previous system. Coupling switching activities are reduced. Detailed process of inversion is explained with the help of flowchart.

Jeeva Anusha,et al.[3],

In the proposed system, different encoding schemes are given. Also, hardware design properties are presented. Output details and power details are given.

#### III. PROPOSED SYSTEM

In method 1, Encoding is done by reducing number of type-I, II transitions and converting them to type-III and / or Type IV transition.



Fig. 2: Block Diagram of Encoding Scheme-I

In method-2, Full and odd inversions are done to convert type-II to type-IV transitions.



#### Fig. 3: Block Diagram of Encoding Scheme-II

In this method-3, Even inversion is added with odd inversion. Because, Type-II transitions are formed in even inversion.





#### IV. HARDWARE PART

#### Xilinx SPARTAN 3E FPGA kit:



*Fig. 4:* Xilinx Spartan3E board [7]

- World's lowest cost FPGA is of Spartan 3E FPGA.
- Designed for the High-Volume Market
- Designed for the Low-Cost Market
- Optimized for Gate-Centric Designs
- 100K to 1.6 million gates
- 4000 LuTs.
- Lowest cost per logic
- Advanced 90nm technology.

Name:	main .	
Location:	Eriylew folder genova data cust@E2/Pro	ect-/pchenie 3main - kd
Working directory:	E: Werw folder Venova data cust/VE2/Pro	ect-/scheme 2main - lod
Description:		
Project Settings		
Property Name	Value	
Top-Level Source Type	HDL	l.
Evaluation Development Board	None Specified	
Product Category	All	
Family	Spartan3E	
Device	XC3S500E	
Package	PQ208	
Speed	-5	
Synthesis Tool	XST (VHDL/Verilog)	
Simulator	ISim (VHDL/Verilog)	
Preferred Language	VHDL	
Property Specification in Project File	Store all values	
Manual Compile Order	E3	

Fig. 5: Design properties in Xilinx simulator

#### V. MATHEMATICAL CALCULATIONS FOR Power Analysis

We know energy formula with respect to voltage and capacitance.

$$W = (1/2)(CV^2)$$
 (1)

Here, capacitance is in  $\mu$ F. So, it is very negligible.

$$P = W/t \tag{2}$$

$$W = VIt$$
 <sup>(3)</sup>

These two formulae are the basic formulae for energy and power.

$$W/t = VIt/t = VI \tag{4}$$

From (2) and (4),

$$P = VI \tag{5}$$

$$W/t = (1/2)(CV^2)/t$$
 (6)

$$1/2 (CV^2)f = P$$
 (7)

From (2) and (7),

$$P = (1/2)(CfV^2)$$
 (8)

From Eq.8, power is directly proportional to capacitance value, frequency and square of voltage. Here, capacitance value is very less i.e. in  $\mu$ F. As switching between i/p and o/p increases, frequency also increases and hence, power consumption increases. Power consumption is more affected by voltage value.

On-Chip	Power	(mW)	Used	I I	Available	Utilization	(*)	I
Clocks   Logic	1	0.46	1 144	1	5720		3	1
Signals	i	0.00 j	175	÷i –				i
IOs	1	0.00	20	- I -	102		20	I
Static Power	1	13.69		1				1
Total	1	14.15		1	I			1
2.2. Thermal Summary								
Thermal Summary	I							
Effective TJA (C/W)     Max Ambient (C)     Junction Temp (C)	38.4   84.5   25.5							
2.3. Power Supply Summ	ary							
Power	Supply	Summar y			I			
I	Total	Dynam:	ic   St	atio	: Power			
Supply Power (mW)	14.15	0.46	13	. 69	I			

Fig. 6: Power analysis for scheme-III

© 2017 Global Journals Inc. (US)

File Edit 1			rootgecade	nce20:~/cadence	2
	/iew	Terminal	Ta <u>b</u> s <u>H</u> elp		
Generated	d by:		Encounter	(R) RTL Compiler v09.10-p104_1	
Generated	d on:		Nov 11 203	14 12:37:49 PM	
Module:			Encoder		
Technolog	gy l1	brary:	tsmc18 1.4	8	
Operating	g con	ditions:	slow (bala	anced_tree)	
Wireload	mode	:	enclosed		
Area mode	e:		timing li	brary	
Instance Co	ells	Power(nW)	Power(nW)	Power(nW)	
call	0	0.000	24472.530	24472.530	
cal2	0	0.000	24472.530	24472.530	
cal3	Θ	0.000	24472.530	24472.530	
cal4	Θ	0.000	24472.530	24472.530	
r1	Θ	0.000	322.801	322.801	
r2	8	0.000	367.416	367.416	
	Θ	0.000	713.837	713.837	
r3				330 177	

*Fig. 7:* Power analysis for scheme III for gray Encoding [4]

Table 2:	Comparison different parameters	of three	
	Schemes		

Parameter	Scheme- 1	Scheme- 2	Scheme- 3
Family	Spartan- 3E	Spartan- 3E	Spartan- 3E
Device	XC3S500E	XC3S500E	XC3S500E
Package	PQ208	PQ208	PQ208
Speed	5	5	5
Clock	1	1	1
Logics	148	163	144
Signals	197	177	175
lOs	20	11	20
Dynamic Power	0.46mW	0.46mW	0.46mW
Static Power	13.69mW	13.69mW	13.69mW

- As shown in Table.2, number of logics increases efficiency. As number of signals decreases power consumption also decreases from scheme-1to scheme-3.
- In previous system, for only one stage, i.e. Gray Encoding block, dynamic power consumption was 0.3mW.And now, in the present system after summing for all stages, dynamic power consumption is 0.46mW.From this comparison is done. We can conclude that power consumption is minimized in more amounts.

#### VI. Results and Discussion

#### a) Scheme-I

In scheme-I, half invert and full invert is performed. In full invert, 00 is converted into 11. When any one of the two is performed then inversion bit is set to 1, otherwise it is set to 0.

#### b) Scheme-II

Simulation is done on Xilinx 14.5 ISE simulator. It is backend design tool. In scheme-II odd inversion is

added. Type-II transitions are converted into type-IV transitions. Data coming at Network interface is from Encoder block. Then it is converted into desired encoded data which is passed through number of routers. This type of encoding is of scheme-II.

#### c) Scheme-III

In scheme-III, there is additional inversion is performed that is Even inversion. For that Te block is added in second stage. Here, power consumption will be less than Scheme-II because; link power consumption is minimized in more amounts.

Sim (P.58f) - [Default.wcfg]	TAXABLE INCOME.	States of the local division in which the local division in the lo	and the second second
File Edit View Simulation Wi	indow Layout Help	In Summer of the second	
) 🧀 🖬 🛝 🐘 🖬 🗙 🐧	B = 04 00 00 1	10 3800	P 82 P
			1,000.0
Name	Value	10 me 1500 me	1,000 m
<ul> <li>Tot install(0)</li> </ul>	101110100		011101
► "g materi	100101100		001011

Fig. 8: Result of Binary to gray conversion Block

Binary bit has some switching problem. So, they are converted into gray bits.

File Edit View Simulation V	Nindow Leyout Help 🔇 🛏 🕬 🕅 😹	10		F 12 1
fri Name Constants Not instants Not instants	Value 001100100 001100100	**	500 ns 001100 001100	1,000 r 1,000 r 2100

Fig. 9: Result of Previous data Block

In scheme3, apart from Ty, T2, and T4\*\* blocks, Te block is added which will further help in determining type of Inversion.

0 M S A S S S	( 🕑 KA DI (A) (A)	110	80	08.1	4 FFB1	2 E S	a 1 (° 3) 🖬	
Name	Value	pre-		200 mi	100 m	600 ns	800 HI	1,0
🕨 💐 MEDIG	10	00	X 01	X				
▶ 💐 6220.0	01	01	X. 00	X		xi 📃 👘		
P.000.0	01	20	X		Ő1			
🕞 💐 inpresent(8:0)	000001010	30931	(00)11	X.	0000	01010		
> al inprevisus[80]	001000110	000016	10001	Ý	0033	00110		

Fig. 10: Result of 2<sup>nd</sup> stage

Detection of number of 1's is taken placed from Ones module. Next is, majority block. It can detect major number of 1's present in inputs to it. Data bits are passed through Module-C, checks type of inversion. Data is preceded with odd invert, even invert.



Fig. 11: Result of Majority Block

[] ISim (P.58f) - [Default.wcfg]		of the second division of the local division	And in case of
File Edit View Simulation W	indow Layout Help		-
	9 m m M M J	10 3800.	1 12 -
1			1,000
Name	Value	0 ms 500 ms	1,000
- D - pout(8:0)	011010011	CX_X_X_X_X_0110100	11
	100101100	100101100	_
0 1 1	1		
12			
*			
1			

Fig. 12: Result of Last Stage

Last output is gained by making Ex-or operations.

1 🖉 🖥 🖕 🗶 🕲 D 1	K 🕲 🛤 🖓 🖓 I	10	9808	1 1 12	*/8/3 ±	2 1 6 7 5
Name	Value	Ons	200 rs	400 m	s (500 ns	800 ns
🕨 💐 outdata(8:0)	101111001	00101	00111 11001	10000	101111001	_
indata8:0	011010111	00011	00010 01000	01111	011010111	_

Fig. 13: Result of All connected Blocks



*Fig. 14:* Xilinx FPGA Spartan-3E kit with Encoded and Decoded data as o/p.

#### d) Results obtained by LCD Interfacing



Fig. 15: Result for Scheme-1 LCD interfacing



Fig. 16: Result for Scheme-2 LCD interfacing

To calculate report for power consumption, first, we have to interface encoder and decoder with LCD. On this LCD, we can see desired output for both stages, encoding and decoding.

Here, 'en' is for enable, 'clk' is for clock and 'rs' is for register select. When there is initialization of lcd rs=0. When rs=1, data is as it is written on lcd. When en=1, module is enabled or is started.



Fig. 17: Result for Scheme-3 LCD interfacing

#### VII. CONCLUSION

- Encoding and decoding operation is used for security purpose. But here, main aim is to reduce power consumption in a effective way.
- Hardware part is used in such a way that cost of Spartan 3E (for Xilinx) is the lowest among different FPGA families.
- Dynamic power consumption without interfacing is calculated and compared with previous systems.
- In scheme-I, II, III, on the basis of parameters, power analysis is done.

#### References Références Referencias

- 1. Data Encoding Schemes in Networks on Chip by Maurizio Palesi, Giuseppe Ascia, Fabrizio Fazzino and Vincenzo Catania, *IEEE transactions on Computer-aided design of integrated circuits and systems*, vol. 30, no. 5, may 2016.
- 2. Shivaraj MN, Ravi H Talawar, "Dynamic Power Reduction in NOC by Encoding Techniques", *IJIRST* (International Journal for Innovative Research in Science & Technology) Volume 2, Issue 04, September 2015.
- 3. JEEVA ANUSHA, V.THRIMURTHULU, "VLSI DESIGN OF LOW ENERGY MODELING FOR NETWORK ON CHIP (NoC) APPLICATIONS", International Journal of VLSI and Embedded Systems (IJVES), Vol 06, Article 06596; June 2015.
- 4. Maurizio Ascia, Fabrizio Fazzinoand Vincenzo Catania, "Data Encoding Schemes in Networks on Chip", *IEEE transaction on computer aided design of integrated circuits and systems*, vol. 30, no. 5, may 2016.
- Nima Jafarzadeh, Maurizio Palesi, Ahmed Khademzadeh and Ali Afzali-Kusha, "Data Encoding Schemes for Reducing Energy Consumption in NoC", *IEEE transaction on VLSI system*, vol. 22, no. 3, march 2014.

- Suresh Dannana, Govinda Rao Tamminaina and A.R.V. Sathish Kumar, "Data Driven Data Encoding for Low Power Application", *International Journal of Signal Processing (IJSP), Image Processing and Pattern Recognition(IPPR)*, Vol.8, No.10 (2015), pp.375-388.
- Akula Soujanya, Mrs. P. Vinitha, Mr. K. Gopi, "Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip", *International Journal of Eminent Engineering Technologies* (*IJOEET*), Volume 4, Issue 2 NOV 2015.
- A.V. Manoj, S. Bhavya Sree, K. Yuva Kumar, V. Purandhar Reddy," Power Consumption in Networkon-Chip by Encoding Scheme", *International Journal* of *Innovative Research & Development (IJIRD)*, January, 2014 Vol 3 Issue 1.
- D. Anisha, R. Sarathbabu, "Data Encoding Techniques for Lower Power Dissipation in NoC", International Journal of Engineering Research & Technology (IJERT), Vol. 3 Issue 2, February – 2014.
- Chetan. S. Behere and Somulu. Gugulothu, "ENCODING SCHEMES FOR POWER REDUCTION IN NETWORK ON CHIP LINKS", International Journal of Research in Engineering and Applied Sciences (IJREAS), Vol. 02, Issue 02, July 2014.

## This page is intentionally left blank