Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

1	Implementation of Extracted Timing Methodology on Process
2	Monitor for Silicon Characterization
3	Bhagyasri Chandaka ¹
4	1 MVGR college of engineering
5	Received: 12 December 2017 Accepted: 4 January 2018 Published: 15 January 2018

7 Abstract

Process variations are playing a key role in defining the behaviour of an IP. These process 8 variations can accurately measure using process monitor. In order to verify process variations, 9 the process monitor should meet all timing requirements. Static Timing Analysis (STA) uses 10 best case/ and worst analysis overly pessimistic, and could be optimistic also in some cases. 11 Static Timing Analysis (STA) is a method for estimating yield of a circuit in terms of timing 12 activities. Model extraction is a technique that accurately captures the characteristics of 13 interface logic of a design in the form of a timing library model and provides a capacity 14 improvement in timing verification by more than two orders of magnitude. Extracted timing 15 model is an efficient timing library model to get accurate timing arcs of the circuit. This 16 paper describes Methodology for creating timing models and also the flow to develop IP 17 (process monitor) ETMs (.lib) using Synopsys Primetime tool, which can be used in any SOC 18 and ETMs (Extracted timing models) with necessary time-budgeting instead of IP Netlists. 19 Generated ETM with and without annotation delays and compared the library file. And the 20 process monitor?s ring oscillator is designed through Verilog code using cadence tool. 21

22

23 Index terms— back annotation, ETM, ILM, process monitor, QTM, ring oscillator, STA.

24 1 Introduction

OC contain some analog and digital circuitry in the form of pre-designed blocks commonly known as intellectual property (IP). Soft IPs are processor cores, peripheral interfaces etc. and Hard IPs are analog blocks like PLLs etc. There are different challenges for SOC timing closure when multiple IPs is integrated. Soft IPs is implemented by performing synthesis, constraints and timing analysis followed by back-end process. Whereas Hard IPs requires set of views that provide appropriate information of IP at each stage that are used.SOC timing can be implemented in following ways.

1. Flat timing approach 2. Hierarchical timing approach Flat timing approach will consume more time and 31 becomes complicated at initial timing analysis when the designer go for larger designs with many IPs (As we 32 read gate level netlist, SDC, SPEF). Once IPs timing is closed any how designer do Timing signoff on flat design. 33 34 This paper describe the methodology for SOC Author ?: e-mail: bhagi50sri@gmail.com timing closure using 35 hierarchical approach, which generates IP hierarchical timing models and used for SOC level to close interface 36 timing. This way it helps us faster timing convergence at SOC level. Process monitor includes a variety of test structures in the form of ring oscillators developed to easily integrate into SoC designs. The PVT conditions of 37 silicon can be change from layer to layer or from lot to lot. In this paper section-2 presented the basic structures of 38 process monitor's ring oscillator and how to interface the process monitor with the SOC. Timing extraction plays 39 an important role in the hierarchical analysis flows by reducing the complexity of timing verification. L.T.N.wang 40 shows implementation of process monitor's ring oscillator sensitive frequency layout dependency nature using gate 41 lithography [2]. Cristiano Forzan, Davide Pandini shows a solution that is the design performance with variability 42

43 problem of accurately evaluating is statistical static timing analysis (SSTA). Based on the probability function

the timing analysis run time is estimated in a single run [3]. R. Saleh, S. Wilton, S. Mirabbasi shows the process of creating a reusable IP block, differs from the traditional ASIC design, implementation of reusable IPs takes

⁴⁶ more time but these IPs can use in any SOC [6].Cho W. Moon, Harish Kriplani and Krishna Belkhale shows

47 timing model extractor builds a timing model of a digital circuit for use with a static timing analyzer. And

48 the implemented structure easy to analyse and which reduces the run time and complexity of the SoC [4].So

49 the efficient timing methodology, Extracted Timing Methodology (ETM) implementation on process monitor is

⁵⁰ discussed in this paper. And also the implementation of process monitor's ring oscillator and delay calculations ⁵¹ are discussed. Since run time of circuits timing analysis depends on the timing library files of the IPs, by

⁵² considering the ETM libs the run will reduce.

53 **2** II.

⁵⁴ 3 Architecture of Process Monitor

Process monitor includes a variety of test structures in the form of ring oscillators developed to easily integrate into SoC designs. Each process monitor can be instantiated several times in a single chip. The IP supports JTAG and Direct Access interfaces only, for easy integration. Typical process monitor applications include silicon characterization for performance and variations of different key transistors, On-Chip Variation (OCV) measurements. The process monitor block has 2 key components.

⁶⁰ 4 ? Ring Oscillators (RO) ? Digital block for controllability and ⁶¹ observability

⁶² The digital block is a top level module that comprises of all ROs and a global control/observe logic. The individual

ROs are connected in a daisy chain structure. This module supports up to 64 ROs. The frequency measurement works with a reference clock where the reference clock captures the incoming signal in a counter. The function

of this digital control block is to generate one unique enable signal to choose the RO to be tested/characterized.

66 Once an individual RO is enabled, the output of the RO is propagated down through the daisy chain and goes

67 through a 32-stage ripple counter. A large divider is needed to ensure F refclk »F means . After synchronization

68 with reference clock and further conditioning the signal is passed to capture counter.

⁶⁹ 5 Fig. 1: Block diagram of process monitor

Silicon manufacture companies usually put considered some test structures in scribe line on selected wafers in each lot to observe and track the effects of process variation and DC characteristics of MOS devices, but these structures do not capture all the variation data. They also don't provide explicit information to the designer about the corner the chip is running. Test structures like ring oscillators are generally used to get more information

74 on a chip's process corner. Such structures are placed at various locations across the chip to judge the effect of

⁷⁵ process variations on standard cell delays and performance. Ring Oscillator is the basic block in process monitor.

76 Implementation of process monitor's ring oscillator is shown below.

77 6 a) Ring Oscillator

The purpose of the ring oscillator is to characterize the performance and behaviour of the key transistors across the die. Each ring oscillator (RO) makes use of classical ring oscillator structure of the core. The purpose of the ring oscillator is to characterize the performance and behaviour of the key transistors across the die. Ring oscillator structure as the core, for the process measurement along with additional peripheral circuit. The RO frequency in each test structure is given by: Frequency of ROF ring _osc = 2 M +N X F ref X CDIV STOP VAL ?START _VAL(1)

Average gate delay of each ring gate: T pd = 0.5×1 ???? F ring _osc(2)

The start and stop timing information is available in the registers which are in process monitor and programmed through JTAG. The counters will counts the number of clock pulses arrived between the start and stop time. By using above formula one gate delay can be calculated. The simulations results are shown in the below section, which are generated in cadence Verilog tool.

⁸⁹ 7 c) Simulation Results

REF_clk time period is 20ns.12-bit counter will count upto 4096. For 23 chain Ring Oscillator, DA_OUT time
 period is (2x23x4096) 188.

92 8 Static Timing Analysis (STA)

93 Static timing analysis is a method of validating the timing performance of a design by checking all possible paths

⁹⁴ for timing violations without having to simulate. No vector generation is required, no functionality check is done.

Timing models are to represent the timing characteristics of complex blocks in a design. A timing model of the block models the full input and output timing characteristics without the complete netlist of the block. There are some timing models like QTM and ILM, which are used based on application.

98 9 a) Quick Timing Models (QTM)

In the early stages of the design cycle, if a block does not yet have a netlist, the designer can use a quick timing model to describe its initial timing. Later in the cycle, it can replace each quick timing model with a netlist block to obtain more accurate timing. To create a quick timing model the designer can use a series of Prime Time commands to specify the model ports, the setup and hold constraints on the inputs, the clock-tooutput path delays, and the input-to-output path delays. It is also possible to specify the loads on input ports and the drive strength of output ports. The generated file can save a quick timing model in the Synopsys .db format, then instantiate the quick timing model in a design just as the designer would instantiate library cells or interface

106 timing specification models.

¹⁰⁷ 10 b) Interface Logic Models (ILM)

An interface logic model (ILM) is a partial netlist that contains only the interface logic of a block. The ILM contains.

110 ? The combinational logic from each input port to the first stage of sequential elements of the block.

? The combinational logic from the last stage of sequential elements to each output port of the block. ? The clock paths to these sequential elements.

113 ? Combinational paths from the input ports that do not encounter a sequential element and directly to an 114 output port.

A generated ILM is context-independent, which means that the model is accurate for a range of operating environments. When the model is used in a design, the timing behaviour of the model is different for different operating environments.

An ILM is a partial netlist that retains the combinational logic from each input or output port to the first or last stage of sequential elements of the block. The intent of an ILM is to produce a model that closely resembles the timing of the interface to that of the blocklevel netlist.

¹²¹ 11 IV. Extracted Timing Methodology (ETM)

The designer can generate an extracted timing model (ETM) for a block with a corresponding technology-mapped gate-level netlist. Using extracted timing models provides the following benefits:

123 gate-level netrist. Using extracted timing models provides the following benefits.
124 ? Reduces the runtime and memory for full-chip analysis, the designer can run chip-level analysis with extracted
125 models in place of the gate-level netlist for some modules. The delay data in the timing arcs is accurate for a
126 range of operating environments. The extracted delay data does not depend on the specific values from input
127 transition times, output capacitive loads, input arrival times, output required times, and so on. When the model
128 is used in a design, the arc delays vary with the input transition times and output capacitive loads. This is called
29 a "context independent" model because it works correctly in a variety of contexts. There are some commands

a "context-independent" model because it works correctly in a variety of contexts. There are some commands like create_clock, set_clock_latency, set_clock_uncertainty, set_input_delay, and set_output_delay, do not affect the model extraction process, but the extracted model, when used for timing analysis, is sensitive to those commands.

By specifying the annotation delay the timing analysis is more relevant to the practical conditions. That is after layout of the circuits resistance and capacitance values are added which increases the delay. In back annotation process these delay values also considered.

¹³⁶ 12 a) Back Annotation

Back-annotation is the process of reading delay, resistance, and capacitance values from an external file into the 137 tool for timing analysis. Using backannotation, the designer can more accurately analyze the circuit timing in the 138 tool after each phase of physical design. For initial static timing analysis, PrimeTime estimates net delays based 139 on a wire load model. Actual delays depend on the physical placement and routing of the cells and nets. A floor 140 planner or router can provide more detailed and accurate delay information, which the designer can provide to 141 142 PrimeTime for a more accurate analysis. This process is known as back-annotation. And this delay information 143 is often provided in an SDF file. The back annotation delay on the ports can be provided by specifying the set_annotation_delay command. Here the annotation delay is 50% of the time period. The delay of the cell or 144 macro is calculated by considering the input transition time and output load capacitance which is specified in the 145 generated ETM library. Index 1 indicates the input transition time and index 2 indicates the output capacitance. 146 And these values can be adjusted to meet the timing budget at SOC level. 147

148 V.

149 **13** Conclusion

The timing analysis solutions in use today have been extended to more complex circuit analysis and variation.ETM (Extracted timing models) with necessary time-budgeting instead of IP Netlists reduces run-time and memory

usage and protects the IP. By considering the annotation delays the generated library is more relevant to the real

time environment. The timing models in hierarchical analysis saves the runtime. And by using process monitor the gate is 2ps is measured, which is an accurate process to measure the delay of the gate.



Figure 1: Fig. 2:

154

 $^{^1 @}$ 2018 Global Journals 1



Figure 2:



Figure 3: Fig. 3:



Figure 4: Fig. 4 :







Figure 6: Fig. 5 : Fig. 6 :

pin("TDI") { direction : input ; max transition : 50.000000 ; capacitance: 1.885365; /* Other user defined attributes. */ original pin : TDI; timing () { related pin: "TCK"; timing_type: setup_rising; rise_constraint(f_dtrans_ctrans){ index_1 ("0.000000, 3.088950, 7.836690, 19.881800, 50.000000"); index_2 ("0.000000, 2.422370, 5.442220, 12.226800, 50.000000"); values("498.858948, 497.792267, 496.238129, 492.614716, 476.830109",\ "500.336609, 499.269928, 497.715790, 494.092377, 478.307770",\ "502.833191, 501.766510, 500.212372, 496.588959, 480.804352",\ "509.181091, 508.114410, 506.560272, 502.936859, 487.152252",\ "520.603943, 519.537292, 517.983154, 514.359741, 498.575104"); } fall constraint(f dtrans ctrans){ index 1 ("0.000000, 3.088950, 7.836690, 19.881800, 50.000000"); index 2 ("0.000000, 2.422370, 5.442220, 12.226800, 50.000000"); values("523.261780, 522.195129, 520.640991, 517.017578, 501.232941",\ "524.642761, 523.576111, 522.021973, 518.398560, 502.613922",\ "526.961731, 525.895081, 524.340942, 520.717529, 504.932892",\ "532.568298, 531.501648, 529.947510, 526.324097, 510.539459",\ "541.497620, 540.430969, 538.876831, 535.253418, 519.468750");

78 } /* end of arc TCK TDI stunr*/

Figure 7: Fig. 7 : Fig. 8 :

pin("TDI") { airecuon i input; max_transition : 50.000000 ; capacitance: 1.885365; /* Other user defined attributes. */ original pin : TDI; timing () { related pin: "TCK"; timing type : setup rising; rise constraint(f dtrans ctrans){ index 1 ("0.000000, 3.088950, 7.836690, 19.881800, 50.000000"); index 2 ("0.000000, 2.422370, 5.442220, 12.226800, 50.000000"); values("548.755676, 547.689026, 546.134888, 542.511475, 526.726807",\ "550.233337, 549.166687, 547.612549, 543.989136, 528.204468",\ "552.729919, 551.663269, 550.109131, 546.485718, 530.701050",\ "559.077820, 558.011169, 556.457031, 552.833618, 537.048950",\ "570.500671, 569.434021, 567.879883, 564.256470, 548.471802"); } fall constraint(f dtrans ctrans) index 1 ("0.000000, 3.088950, 7.836690, 19.881800, 50.000000"); index 2 ("0.000000, 2.422370, 5.442220, 12.226800, 50.000000"); values("573.159424, 572.092773, 570.538635, 566.915161, 551.130615",\ "574.540405, 573.473755, 571.919617, 568.296143, 552.511597",\ "576.859375, 575.792725, 574.238586, 570.615112, 554.830566",\ "582.465942, 581.399292, 579.845154, 576.221680, 560.437134",\ "591.395264, 590.328613, 588.774475, 585.151001, 569.366455"); }

9 } /* end of arc TCK_TDL_stupr*/

Figure 8: Fig. 9 :

- [Wang et al. ()] 'parameter specific ring oscillator for process monitor at the 45nm node'. L T N Wang , N Xu ,
 S O Toh , A R Neureuther , T J Kingliu , B Nikolic . *Custom integration circuit conference* 2010. IEEE.
- [Bhushan et al. (2006)] 'Ring Oscillators for CMOS Process Tuning and Variability Control'. M Bhushan , A
 Gattiker , M B Ketchen , K K Das . In IEEE Trans. on Semiconductor Manufacturing Feb. 2006. 1 (1) p. .
- [Auguslikifli and Wu ()] 'SOC test integration platform'. K C Auguslikifli , Wu . IEEE transaction on Very Large
 Scale Integration (VLSI), 2015. p. 15.
- 161 [Evgenikrimer et al.] Static timing analysis for modelling QoS in Network-on-chip, Isaac Evgenikrimer, Keslassey
 162 , Avinoamkoladny , Mattanerez Lsaskharwalter . Elsevier. 71.
- [Forzan and Pandini ()] Statistical static timing Analysis". The VLSI journal, Integration, Cristiano Forzan ,
 Davide Pandini . 2009. 42.
- [Saleh et al. ()] 'Systemon-chip Reuse and Integration'. R Saleh , S Wilton , S Mirabbasi . Proceedings of IEEE,
 (IEEE) 2006. p. 94.
- [Seok-Yoon Kim et al. ()] Time-domain macro models for VLSI interconnect analysis, N Seok-Yoon Kim , L T
 Gopal , Pillage . 1994. p. 13.
- [Cristiangrecu et al. ()] Timing analysis of network on chip architectures for MP-SOC platforms, Parthapratin pande Cristiangrecu , Andre Lvanov , Res Saleh . 2005. Elsevier. 36.
- $_{\rm 171}$ [Cho and Moon ()] 'Timing Model Extraction of Hierarchical Blocks by Graph Reduction'. W Cho , Moon .
- 172 Harish Kriplani and Krishna Belkhale, 2002. p. . (Proc. Design Automation Conference)