

Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language Adesh Kumar¹, Pooja Nagwal² and Dhirendra Singh Gangwar³ ¹ University of Petroleum and Energy Studies Dehradun, India *Received: 10 December 2012 Accepted: 4 January 2013 Published: 15 January 2013*

7 Abstract

18

The paper focuses on the design and synthesis of hardware chip for Spatio and Viterbi 8 encoding and decoding techniques. Both techniques are used for digital data encoding and 9 decoding in transmitter and receiver respectively. These techniques are used for error control 10 coding found in convolution codes. Spatio coding is also used to eliminate crosstalk among 11 interconnect wires, thereby reducing delay. The encoded data is in packet form may be of ?N? 12 bits. Data is decoded at different clock pluses at which it is encoded. A comparative analysis 13 is done for hardware parameter, timing parameters and device utilization. Design is 14 implemented in Xilinx 14.2 VHDL software, and functional simulation was carried out in 15 Modelsim 10.1 b, student edition. Hardware parameters such as size cost and timings are 16 extracted from the design code. 17

²¹ 1 Introduction

he Viterbi Algorithm [1] [3] [16] is used widely for estimation and detection problems in digital communication 22 and signal processing. It is used to detect signals in communication channels with memory [3], and to decode 23 24 sequential error control codes [16] that are used to improve the performance of digital communication systems. 25 During the transmission or storage process, the digital data may get corrupted due to noise. Channel coding [1] is a method to encode the data in a manner that it can be recovered even if it gets influenced by noise .Channel 26 Coding involves adding redundant bits [3] to the data so that when it gets corrupted due to noise, the data 27 can still be recovered through the redundancy [1] present in it. Block codes and convolution codes [16] are two 28 major forms of Channel coding. The block codes [16] transform a block of k symbols into a block of n symbols 29 called code word, where n > k. Since the output n-symbol code word depends only upon the corresponding 30 k-symbol input code word, the encoder is memory less and can be implemented in a combinational logic. On 31 the other hand, a Viterbi encoder [3] [16] not only depends on the corresponding k-symbol input block but also 32 on m previous input blocks. Viterbi encoders are implemented in sequential logic because they are associated 33 with memory element. Keeping in mind the essentials of communication channels in wireless systems, reliable 34 35 data communication, fast as well as accurate is the main requirement and Viterbi coding helps us in achieving 36 the same. The Viterbi algorithm [1] applies the maximum-likelihood path ??3] [16] method for error detection. 37 The most common metric used is the branch distance metric [1]. This is basically the dot product between the received codeword and the allowable codeword [16]. These metrics are cumulative so that the path with the 38 largest total metric is the final desired output. The selection of survivor path basically determines the whole 39 of the Viterbi algorithm and ensures that the algorithm completes with the maximum likelihood path [1]. The 40 algorithm ends and is completed when all of the nodes in the trellis have been labeled and their entering survivor 41 paths have been determined. The design space for VLSI implementation of Viterbi decoders is large, involving 42 choices of throughput, latency, area, and power. Even for a fixed set of parameters like constraint length, encoder 43

¹⁹ **Index terms**— field programmable gate array (FPGA), register transfer level (RTL), very high speed 20 integrated circuit hardware description language (VHDL), very lar

polynomials [3] and trace-back depth [1], the task of designing a Viterbi decoder is quite complicated and requires 44 significant effort. Sometimes, due to incomplete design space exploration or incorrect analysis, a suboptimal [3] 45 design is selected In onchip interconnects [2] [4], there is propagation delay [5] due to resistance and inter wire 46 interconnects and gates and some others sources are such as alpha particles, electromagnetic interference [2] and 47 power grid fluctuation [8]. Various techniques are used to minimize the delay and also various error detection 48 and correction scheme [6]. In this paper, a Spatio-temporal bus encoding scheme [2] [4] [5] [9] is proposed which 49 are reduced the delay due to its optimized hardware parameters and implementation. Experimental results of 50 this scheme is show that this scheme perform better and have advantages of error detection, also in this paper 51 we compare this scheme with Viterbi encoding scheme. 52

53 2 Year

The rest of this paper is organized as follow. The algorithm of Spatio temporal scheme is proposed in section II. The algorithm of Viterbi encoding scheme in presented in section III. Section IV the presents the simulation results, RTL views and discussion part. Comparative analysis of Synthesis report and timing parameters are listed in section V.

58 **3** II.

59 4 Spatio Temporal Bus Encoding & Decoding

Spatio encoding [12] is applicable for arbitrary bus encoding . This techniques are proposed for 8 bits, 16 bits 60 61 or 'N' bits data. Spatio temporal bus encoding scheme is proposed for eliminates the crosstalk classes [11] [13] for large energy consumption and delay of the buses [12]. This scheme is also designed to have builtin error 62 detection [10] with very less circuit overhead. The architectures for the encoder and decoder circuit of the Spatio 63 temporal encoding scheme are given in figure 1(a) and 1(b). The architecture of the Spatio encoder is proposed 64 for scheme an 8 bits data bus. In the encoder which have data d t and previous encoded data E t-1. There are 65 two multiplexers [11] which have 3 common inputs from data d t and two XOR gates. It's output is E t and E 66 t+1. The data sent on the bus at time instance t-1 is stored in a register of 9 bits. It is denoted by E t-1. The 67 present data is stored in register which are denoted by dt. First multiplexer (2 x 1) has two inputs which are 68 common may be any one bit of data d t (1), d t (2) and d t (3). The selection line of this multiplexer is directly 69 configured as XOR output [12] of d t (??) and E X-1 (2). The output of this multiplexer is common input [13] 70 [14] for E t (??), E t (??), E x (3), E x (4). Another multiplexer also has common inputs lines which are d t 71 72 (5), d t (??) and d t (7) followed by XORed selection line of d t (??) and E t-1 (8). The decoding method for 73 the proposed scheme is similar [15]. In decoding scheme [2] [12] [15] the original data d t is reconstructed from E t and E t+1. Where E t+1 and E t are the input to the decoder and d t is obtained by the decoding algorithm. 74 The first three bits of d t (1), d t (2) and d t (3) are common output of first multiplexer. This multiplexer accepts 75 common input of E t (1), E t (??) and E t (3). E t+1 (3) is the selection logic of this multiplexer. First bit of 76 E t+1 (1) is directly configured with d t (4). Another multiplexer accepts common inputs of E t (??), E t (??) 77 and E t (9). Selection logic of this multiplexer is E t+1 (9). The output of this multiplexer gives the values of d 78 t (5), d t (6) and d t (7). d t (??) is directly configured with E t+1 (7). For an example, consider an 8-bit data 79 bus [2] for which encoded data will be of 9-bit length. Let the data be already available on the bus (9 bit) ??. 80 Here transaction 0-1, 1-0 and 1-1 are represented by . 81 III. 82

83 5 Viterbi Encoding & Decoding

Conventional codes are helping to analysis the Viterbi algorithm [3]. Viterbi algorithm are supported by two 84 steps, the initial step is to select the trellis from the bits that are achieved at the input at the receiver. A simple 85 trellis [1] show with 4 stage points for transmission, each state is represented with a dot and The Encoded vector 86 Hence the value of first encoded vector is 101. Similarly second bit form MSB is entered in shift register, second 87 bit interval E 1 =1, E 2 =1, E 3 =0. Vector corresponding to second bit is Hence the value of second encoded 88 vector is 101. In the same manner encoded vectors [1] [16] for other bit intervals can be found. The register will 89 reset at seventh bit interval because maximum condition [16] of reset is (L+K=??+3=7). The output at each 90 bit interval consists of V bits. Thus for each message there are (L+K) encoded vectors in the output code word. 91 In the given table the coded output bit stream for all input data stream for encoder. Similarly, the encoding of 8 92 93 bit can understand. Considering and 8 bit input stream 10111010. Initially shift register contents are 000. First 94 bit of MSB is entered in shift register then E = 1, E = 0, E = 3 the first encoded vector calculation Hence the 95 value of first encoded vector is 101. Similarly second bit is entered from MSB, the contents of shift register will 96 be E 1 =0, E 2 =1, E 3 =0, the conceded vector Hence the value of second encoded vector is 110. The register will reset at seventh bit interval because maximum condition of reset is (L+K=8+3=11). In the same manner 97 encoded vectors for other bit intervals can be found and the encoded vectors are 11. Table 2 lists the values of 98 encoded vectors for 8 bits input data stream. The Viterbi algorithm applies the maximumlikelihood principle 99 [3]. The most common metric used is the Hamming distance metric [1]. This is just the dot product between the 100 received codeword and the allowable codeword. These metrics are cumulative so that the path with the largest 101

total metric is the final winner. The selection of survivor path is the main feature of the Viterbi algorithm and ensures that the algorithm terminates with the maximum likelihood path. The algorithm terminates when all of the nodes in the trellis have been labeled and their entering survivor paths are determined [16]. IV.V = [V 1 V 2 V 3] in which the values of V 1, V 2 and V 3 of the adders are V 1 = E 1 XOR E 2, V 2 = E 2 XOR E 3, V 3 = E 1 XOR E 3.?? 1 = 1 ? 0 = 1, ?? 2 = 0 ? 0 = 0, ?? 3 = 1 ? 0 = 1 ?? 1 = 1 ? 1 = 0, ?? 2 = 1 ? 0 = 1, ?? 3 = 1 ? 0 = 1 ?? 1 = 1 ? 0 = 1, ?? 2 = 0 ? 0 = 0, ?? 3 = 0 ? 1 = 1 ?? 1 = 0 ? 1 = 1, ?? 2 = 1 ? 0 = 1, 3 = 0 ? 0 = 0 Global Journal of

¹⁰⁹ 6 Simulation Result & Discussion

110 The snapshot shown in figure ?? 3 explains the role of pins and their functions.

111 7 Comparative Analysis

Comparative analysis of Spatio and Viterbi encoding and decoding Schemes can be done by the timing parameters and device utilization summary extracted from Xilinx. Device utilization summary is the report of used device hardware in the implementation of the chip such as RAM, ROM, slices, flip flops etc. Synthesis report shows the complete details of device utilization as total memory utilization. If synthesis report does not have the optimized hardware, further chip development can be done in the Xilinx ISE design software.

The device targeted for synthesis on SPARTEN-3E FPGA .Timing parameters are synchronized with the clock signal. Timing details provides the information of net delay, minimum period, minimum input arrival time before clock and maximum output required time after clock. Table 4 compares the hardware utilization for Spatio and Viterbi Encoders. Table 5 compares the hardware utilization for Spatio and Viterbi decoders. Table 6 shows the timing parameter of Spatio and Viterbi Encoders and decoders. The memory utilization graph is shown in figure 8

123 8 Conclusion

The hardware chip for Viterbi encoder and decoder, Spatio encoder and decoder is implemented in Xilinx 14.2 and functionally checked in Modelsim 10.1b software. A comparative analysis is done with respect to hardware and timing parameters. In the chip implementation, it is analyzed that Spatio encoding and decoding is having less delay in comparison to Viterbi encoding and decoding. Memory utilization is less which is 1.75 % for Spatio encoder 4.33 % for Spatio decoder in comparison to Viterbi encoder and decoder. But there is a reduction of 48 % in combinational path delay in Spatio encoder and 42 % in Spatio decoder in comparison to Viterbi encoder and decoder. Hence Spatio encoding and decoding scheme is faster in comparison to Viterbi encoding and decoding.

131 9 Global

132

1

 $^{^1 \}odot$ 2013 Global Journals Inc. (US)



Figure 1: Figure 1 :



Figure 2: A



 $\mathbf{2}$

Figure 3: Figure 2 :



Figure 4:



Figure 5: Figure 3 :



Figure 6:



Figure 7: Figure 4 2 GlobalFigure 5 2 GlobalFigure 6 :



Figure 8: Figure 7 :









Figure 10: Figure 8 :



Figure 11:

-
ж
_

Input	data	Coded output bit stream	
stream			
0000		000 000 000 000 000 000	000
0001		000 000 000 101 110 011	000
0010		000 000 101 110 011 000	000
0011		000 000 101 011 101 011	000
0100		$000\ 101\ 110\ 011\ 000\ 000$	000
0101		$000\ 101\ 110\ 110\ 110\ 011$	000
0110		000 101 011 101 011 000	000
0111		000 101 011 000 101 011	000
1000		$101 \ 110 \ 011 \ 000 \ 000 \ 000$	000
1001		$101 \ 110 \ 011 \ 101 \ 110 \ 011$	000
1010		$101 \ 110 \ 110 \ 110 \ 011 \ 000$	000
1011		$101 \ 110 \ 110 \ 011 \ 101 \ 011$	000
1100		$101 \ 011 \ 101 \ 011 \ 000 \ 000$	000
1101		$101 \ 011 \ 101 \ 110 \ 110 \ 011$	000
1110		101 011 000 101 011 000	000
1111		$101 \ 011 \ 000 \ 000 \ 101 \ 011$	000

Figure 12: Table 1 :

 $\mathbf{2}$

Input data stream

Coded output bit stream

Figure 13: Table 2 :

3

Year						
Pins	Functional Description					
clk	Signal produce to Clock signal (1 bit of std_logic)					
Reset	used for synchronization of the components by using clk (1 bit					
	of std_logic)					
Tx	9 bit encoded data by Spatio encoder at time t					
Tx_Minus	9 bit encoded data by Spatio encoder at time t-1					
Tx_plus	9 bit encoded data by Spatio encoder at time $t+1$					
dt	Input data of Spatio Encoder and output of Spatio Decoder (8					
	bits of std_logic_vector)					
Data_stream	Input data of 8 bit for Viterbi Encoder (8 bits of					
	std_logic_vector)					
Encoded_vector_	data and the stream of Encoded data (0 to 10) for 8 bit data_stream (8 bits of					
	std_logic_vector)					
Decoded_data_st	n Deenoded output of Viterbi decoder (8 bits of std_logic_vector)					

Figure 14: Table 3 :

 $\mathbf{4}$

Device part	Viterbi Encoder Used Av	vailable Uti	lization	Used	Availa	ble Utilization S	Spa
Number of Slices	60	2448	2%	1	2448	0 %	
Number of Slice Flip Flops	23	4896	0 %	2	4896	0 %	
Number of 4 input LUTs	105	4896	2~%	50	4896	1%	
Number of bonded IOBs	43	158	27~%	46	158	29~%	
Number of GCLKs	1	24	4%	1	24	4 %	

Figure 15: Table 4 :

$\mathbf{5}$

Device part	Viterbi Decoder Used Avail	able Uti	ilization	Used	l Availa	ble Utilization	Spat
Number of Slices	34	2448	1%	26	2448	1%	
Number of Slice Flip Flops	43	4896	0 %	33	4896	0 %	
Number of 4 input LUTs	6	4896	0 %	4	4896	0 %	
Number of bonded IOBs	18	158	11~%	16	258	$10 \ \%$	
Number of GCLKs	1	24	4%	1	24	4 %	

Figure 16: Table 5 :

6

Parameter	Viterbi En-	Utilization Viterbi D	ecoder Spati	o Encoder Spat
	coder			
Minimum Period	$3.047 \mathrm{ns}$	2.058 ns	1.578 ns	1.567 ns
Minimum input arrival time before clock	$8.515 \mathrm{ns}$	4.053 ns	2.056 ns	2.023 ns
Maximum output required time after clock	$4.179 \mathrm{ns}$	4.179 ns	$3.0567~\mathrm{ns}$	3.067 ns
Maximum path delay combinationa	l 12.014 ns	10.057 ns	$6.232 \mathrm{ns}$	5.797 ns
Maximum Frequency	325.165	325.53 MHz	325 .27	325 .10
	MHz		MHz	MHz
Memory Utilization	116408 kB	115384 kB	114360	110380
-			kB	kB

Figure 17: Table 6 :

VI.

Figure 18:

- [Lingamneni Avinash et al. ()] 'A novel encoding scheme for delay and energy minimization in VLSI Interconnect
 with Built-In Error Detection'. M Lingamneni Avinash , M B Krishna , Srinivas . *IEEE Computer Society*
- with Built-In Error Detection'. M LinAnnual Symposium on 2008.
- [Sainarayan et al. ()] A Novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk
 in VLSI interconnects, K S Sainarayan, J V R Ravindr, M Srinivas. 2006. IEEE.
- [Ravindra et al. ()] An efficient power reduction technique for low power data I/O for military application, J V
 R Ravindra , K Sainarayanan , M B Srinivas . 2005.
- [Mircea et al. ()] 'Bus-Invert Coding for Low-Power I/O'. R Mircea , Wayne P Stan , Burleson . *IEEE Transaction on VLSI* 1995.
- [Sainarayanan et al. ()] Coding for Minimizing Energy in VLSI Interconnects, K S Sainarayanan, J V R Ravindra
 , Kiran T Nath , M Srinivas . 2006. IEEE.
- 144 [Singh and Sapre] Communication Systems Analog & Digital" Chapter, R P Singh, & S Sapre. 11 p. .
- [Sainarayanan et al. ()] 'Delay and Power Minimization in VLSI Interconnects with Spatio-temporal Bus Encoding Scheme'. K S Sainarayanan , C Raghunandan , M B Srinivas . *IEEE Computer Society Annual Symposium on VLSI* 2007.
- [Sainarayanan et al. ()] Efficient Spatial-Temporal Coding Scheme for Minimizing Delay in Interconnects, K S
 Sainarayanan , C Raughunandan , M B Ravindra , Srinivas . 2006. IEEE.
- [Raghunandan et al. ()] Encoding with repeater Insertion for Minimizing delay in VLSI interconnects, C
 Raghunandan, K S Sainarayanan, M B Srinivas . 2006. IEEE.
- [Ravindra et al. ()] Energy Efficient Spatial coding Technique for Low power VLSI Application" the 6th
 International Workshop on System on Chip for Real Time Application, J V R Ravindra, Navya Chittavu,
 M B Srinivas . 2006. IEEE.
- [Ketan et al. (2004)] 'Error -Correction and Crosstalk Avoidance in DSM buses'. N Ketan , Igor L Patel , Markov
 IEEE transactions on VLSI systems October 2004. 12 (10) .
- [Khare et al. (2011)] 'FPGA Based Efficient Implementation of Viterbi Decoder'. Anubhuti Khare , Manish
 Saxena , Jagdish Patel . International Journal of Engineering and Advanced Technology October 2011.
- [Chitra and Ashwath (2012)] 'M "design and Implementation of Viterbi Encoder and Decoder Using FPGA'. A
 M Chitra , Roopa Ashwath . International Journal of Engineering and Advanced june 2012.
- [Sainarayanan et al. ()] Minimizing Simulation Switching Noise (SSN) using Modified Odd/even Bus Invert Method" third IEEE international Workshop on Electronic design, test and applications, K S Sainarayanan
 J V R Ravindra , M Srinivas . 06) 0-7695- 2500-8/05\$20.00. 2005. IEEE.
- [Ismail and Tan ()] 'Modeling Techniques for Energy-Efficient System-on -a chip signaling'. M Ismail , N Tan .
 IEEE Circuits and Magazine 2003.
- [Kornaros] Temporal Coding Schemes for Energy Efficient Data Transmission in Systems-onchip, George
 Kornaros .