



GLOBAL JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY  
HARDWARE & COMPUTATION  
Volume 13 Issue 1 Version 1.0 Year 2013  
Type: Double Blind Peer Reviewed International Research Journal  
Publisher: Global Journals Inc. (USA)  
Online ISSN: 0975-4172 & Print ISSN: 0975-4350

# Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language

By Pooja Nagwal, Adesh Kumar & Dharendra Singh Gangwar

*University of Petroleum and Energy Studies Dehradun, India*

**Abstract** - The paper focuses on the design and synthesis of hardware chip for Spatio and Viterbi encoding and decoding techniques. Both techniques are used for digital data encoding and decoding in transmitter and receiver respectively. These techniques are used for error control coding found in convolution codes. Spatio coding is also used to eliminate crosstalk among interconnect wires, thereby reducing delay. The encoded data in packet form may be of 'N' bits. Data is decoded at different clock pluses at which it is encoded. A comparative analysis is done for hardware parameter, timing parameters and device utilization. Design is implemented in Xilinx 14.2 VHDL software, and functional simulation was carried out in Modelsim 10.1 b, student edition. Hardware parameters such as size cost and timings are extracted from the design code.

**Keywords** : *field programmable gate array (FPGA), register transfer level (RTL), very high speed integrated circuit hardware description language (VHDL), very large scale of integration (VLSI).*

**GJCST-A Classification** : *B.m*



*Strictly as per the compliance and regulations of:*



# Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language

Pooja Nagwal <sup>α</sup>, Adesh Kumar <sup>σ</sup> & Dharendra Singh Gangwar <sup>ρ</sup>

**Abstract** - The paper focuses on the design and synthesis of hardware chip for Spatio and Viterbi encoding and decoding techniques. Both techniques are used for digital data encoding and decoding in transmitter and receiver respectively. These techniques are used for error control coding found in convolution codes. Spatio coding is also used to eliminate crosstalk among interconnect wires, thereby reducing delay. The encoded data in packet form may be of 'N' bits. Data is decoded at different clock pluses at which it is encoded. A comparative analysis is done for hardware parameter, timing parameters and device utilization. Design is implemented in Xilinx 14.2 VHDL software, and functional simulation was carried out in Modelsim 10.1 b, student edition. Hardware parameters such as size cost and timings are extracted from the design code.

**Keywords** : field programmable gate array (FPGA), register transfer level (RTL), very high speed integrated circuit hardware description language (VHDL), very large scale of integration (VLSI).

## I. INTRODUCTION

The Viterbi Algorithm [1] [3] [16] is used widely for estimation and detection problems in digital communication and signal processing. It is used to detect signals in communication channels with memory [3], and to decode sequential error control codes [16] that are used to improve the performance of digital communication systems. During the transmission or storage process, the digital data may get corrupted due to noise. Channel coding [1] is a method to encode the data in a manner that it can be recovered even if it gets influenced by noise. Channel Coding involves adding redundant bits [3] to the data so that when it gets corrupted due to noise, the data can still be recovered through the redundancy [1] present in it. Block codes and convolution codes [16] are two major forms of Channel coding. The block codes [16] transform a block of  $k$  symbols into a block of  $n$  symbols called code word, where  $n > k$ . Since the output  $n$ -symbol code word depends only upon the corresponding  $k$ -symbol

input code word, the encoder is memory less and can be implemented in a combinational logic. On the other hand, a Viterbi encoder [3] [16] not only depends on the corresponding  $k$ -symbol input block but also on  $m$  previous input blocks. Viterbi encoders are implemented in sequential logic because they are associated with memory element. Keeping in mind the essentials of communication channels in wireless systems, reliable data communication, fast as well as accurate is the main requirement and Viterbi coding helps us in achieving the same. The Viterbi algorithm [1] applies the maximum-likelihood path [3] [16] method for error detection. The most common metric used is the branch distance metric [1]. This is basically the dot product between the received codeword and the allowable codeword [16]. These metrics are cumulative so that the path with the largest total metric is the final desired output. The selection of survivor path basically determines the whole of the Viterbi algorithm and ensures that the algorithm completes with the maximum likelihood path [1]. The algorithm ends and is completed when all of the nodes in the trellis have been labeled and their entering survivor paths have been determined. The design space for VLSI implementation of Viterbi decoders is large, involving choices of throughput, latency, area, and power. Even for a fixed set of parameters like constraint length, encoder polynomials [3] and trace-back depth [1], the task of designing a Viterbi decoder is quite complicated and requires significant effort. Sometimes, due to incomplete design space exploration or incorrect analysis, a suboptimal [3] design is selected

In onchip interconnects [2] [4], there is propagation delay [5] due to resistance and inter wire interconnects and gates and some others sources are such as alpha particles, electromagnetic interference [2] and power grid fluctuation [8]. Various techniques are used to minimize the delay and also various error detection and correction scheme [6]. In this paper, a Spatio- temporal bus encoding scheme [2] [4] [5] [9] is proposed which are reduced the delay due to its optimized hardware parameters and implementation. Experimental results of this scheme is show that this scheme perform better and have advantages of error detection, also in this paper we compare this scheme with Viterbi encoding scheme.

**Author <sup>α</sup>** : M.Tech Scholar, VLSI Design, Uttarakhand Technical University, Dehradun India. E-mail : nagwal.pooja@gmail.com

**Author <sup>σ</sup>** : Assistant Professor, Department of Electrical, Electronics & Instrumentation Engineering, University of Petroleum & Energy Studies, Dehradun India. E-mail : adeshmanav@gmail.com

**Author <sup>ρ</sup>** : Assistant Professor, Faculty of Technology, Uttarakhand Technical University, Dehradun India. E-mail : dsgangwar@gmail.com

The rest of this paper is organized as follow. The algorithm of Spatio temporal scheme is proposed in section II. The algorithm of Viterbi encoding scheme is presented in section III. Section IV the presents the simulation results, RTL views and discussion part. Comparative analysis of Synthesis report and timing parameters are listed in section V.

## II. SPATIO TEMPORAL BUS ENCODING & DECODING

Spatio encoding [12] is applicable for arbitrary bus encoding .This techniques are proposed for 8 bits, 16 bits or 'N' bits data. Spatio temporal bus encoding scheme is proposed for eliminates the crosstalk classes [11] [13] for large energy consumption and delay of the buses [12]. This scheme is also designed to have built-in error detection [10] with very less circuit overhead. The architectures for the encoder and decoder circuit of the Spatio temporal encoding scheme are given in

figure 1(a) and 1(b). The architecture of the Spatio encoder is proposed for scheme an 8 bits data bus. In the encoder which have data  $d_t$  and previous encoded data  $E_{t-1}$ . There are two multiplexers [11] which have 3 common inputs from data  $d_t$  and two XOR gates. It's output is  $E_t$  and  $E_{t+1}$ . The data sent on the bus at time instance  $t-1$  is stored in a register of 9 bits. It is denoted by  $E_{t-1}$ . The present data is stored in register which are denoted by  $d_t$ . First multiplexer ( $2 \times 1$ ) has two inputs which are common may be any one bit of data  $d_t(1)$ ,  $d_t(2)$  and  $d_t(3)$ . The selection line of this multiplexer is directly configured as XOR output [12] of  $d_t(2)$  and  $E_{t-1}(2)$ . The output of this multiplexer is common input [13] [14] for  $E_t(1)$ ,  $E_t(2)$ ,  $E_x(3)$ ,  $E_x(4)$ . Another multiplexer also has common inputs lines which are  $d_t(5)$ ,  $d_t(6)$  and  $d_t(7)$  followed by XORed selection line of  $d_t(6)$  and  $E_{t-1}(8)$ . The decoding method for the proposed scheme is similar [15].




Figure 1: (a) Spatio-Encoder & (b) Spatio-Decoder

In decoding scheme [2] [12] [15] the original data  $d_t$  is reconstructed from  $E_t$  and  $E_{t+1}$ . Where  $E_{t+1}$  and  $E_t$  are the input to the decoder and  $d_t$  is obtained by the decoding algorithm. The first three bits of  $d_t(1)$ ,  $d_t(2)$  and  $d_t(3)$  are common output of first multiplexer. This multiplexer accepts common input of  $E_t(1)$ ,  $E_t(2)$  and  $E_t(3)$ .  $E_{t+1}(3)$  is the selection logic of this multiplexer. First bit of  $E_{t+1}(1)$  is directly configured with  $d_t(4)$ . Another multiplexer accepts common inputs of  $E_t(7)$ ,  $E_t(8)$  and  $E_t(9)$ . Selection logic of this multiplexer is  $E_{t+1}(9)$ . The output of this multiplexer gives the values of  $d_t(5)$ ,  $d_t(6)$  and  $d_t(7)$ .  $d_t(8)$  is directly configured with  $E_{t+1}(7)$ . For an example, consider an 8-bit data bus [2] for which encoded data will be of 9-bit length. Let the data be already available on the bus (9 bit) [2] [12] as

$E_t$ : 101 100 010. Data to be sent on the bus  $d_t$ : 0101 101. Before coding ( $E_{t-1}, d_t$ ):  $\downarrow \uparrow \downarrow - \uparrow - \uparrow -$ . Output of the encoder  $E_t$ : 101 100 010. Output of the encoder [2]  $E_{t+1}$ : 101 101 111. After coding ( $E_{t-1}, E_t$ ):  $- - - - - \uparrow \uparrow - \uparrow$ . Here transaction 0-1, 1-0 and 1-1 are represented by  $\uparrow, \downarrow$  and  $-$ .

## III. VITERBI ENCODING & DECODING

Conventional codes are helping to analysis the Viterbi algorithm [3]. Viterbi algorithm are supported by two steps, the initial step is to select the trellis from the bits that are achieved at the input at the receiver. A simple trellis [1] show with 4 stage points for transmission, each state is represented with a dot and

the state transition is shown as edge of branch. Each branch is known as the branch matrix. The use of trellis structure [16] is to find the coded sequence in transmission signal. Considering a Viterbi encoder as shown in figure 2, with three modulo-2 adders, which accepts the 4 bits data stream.

Let,  $K = \text{No of the shift registers} = 3$   
 $V = \text{No. of bits in the code blocks} = 3$   
 $L = \text{length of input data stream} = 4$ .




Figure 2 : Viterbi Encoder [16]

The Encoded vector  $V = [V_1 V_2 V_3]$  in which the values of  $V_1, V_2$  and  $V_3$  of the adders are  $V_1 = E_1 \text{ XOR } E_2, V_2 = E_2 \text{ XOR } E_3, V_3 = E_1 \text{ XOR } E_3$ . Initially, it is assumed that the shift register is clear means the contents of  $[M_1, M_2, M_3 = 000]$ . Let the 4-bit data is 1101. The data stream is entered in the shift register from MSB. MSB bit of input data stream is entered into shift register and there is one bit right shift. Thus at first bit interval is  $E_1=0, E_2=1, E_3=0$ . So the vector corresponding to first bit is determined by the calculation,

$$V_1 = 1 \oplus 0 = 1, V_2 = 0 \oplus 0 = 0, V_3 = 1 \oplus 0 = 1$$

Hence the value of first encoded vector is 101. Similarly second bit from MSB is entered in shift register, second bit interval  $E_1=1, E_2=1, E_3=0$ . Vector corresponding to second bit is

$$V_1 = 1 \oplus 1 = 0, V_2 = 1 \oplus 0 = 1, V_3 = 1 \oplus 0 = 1$$

Hence the value of second encoded vector is 101. In the same manner encoded vectors [1][16] for

other bit intervals can be found. The register will reset at seventh bit interval because maximum condition [16] of reset is  $(L+K= 4+3= 7)$ . The output at each bit interval consists of  $V$  bits. Thus for each message there are  $(L+K)$  encoded vectors in the output code word. In the given table the coded output bit stream for all input data stream for encoder.

Table 1 : Encoded data vector for 4 bit data stream [16]

Input data stream	Coded output bit stream						
0000	000	000	000	000	000	000	000
0001	000	000	000	101	110	011	000
0010	000	000	101	110	011	000	000
0011	000	000	101	011	101	011	000
0100	000	101	110	011	000	000	000
0101	000	101	110	110	110	011	000
0110	000	101	011	101	011	000	000
0111	000	101	011	000	101	011	000
1000	101	110	011	000	000	000	000
1001	101	110	011	101	110	011	000
1010	101	110	110	110	011	000	000
1011	101	110	110	011	101	011	000
1100	101	011	101	011	000	000	000
1101	101	011	101	110	110	011	000
1110	101	011	000	101	011	000	000
1111	101	011	000	000	101	011	000

Similarly, the encoding of 8 bit can understand. Considering and 8 bit input stream 10111010. Initially shift register contents are 000. First bit of MSB is entered in shift register then  $E_1=1, E_2=0, E_3=0$  the first encoded vector calculation

$$V_1 = 1 \oplus 0 = 1, V_2 = 0 \oplus 0 = 0, V_3 = 0 \oplus 1 = 1$$

Hence the value of first encoded vector is 101. Similarly second bit is entered from MSB, the contents of shift register will be  $E_1=0, E_2=1, E_3=0$ , the conceded vector

$$V_1 = 0 \oplus 1 = 1, V_2 = 1 \oplus 0 = 1, V_3 = 0 \oplus 0 = 0$$

Hence the value of second encoded vector is 110. The register will reset at seventh bit interval because maximum condition of reset is  $(L+K= 8+3= 11)$ . In the same manner encoded vectors for other bit intervals can be found and the encoded vectors are 11. Table 2 lists the values of encoded vectors for 8 bits input data stream.

Table 2 : Encoded data vector for 8 bits data stream

Input data stream	Coded output bit stream									
0000000	000	000	000	000	000	000	000	000	000	000
0000001	000	000	000	000	000	000	101	110	011	000
:	:	:	:	:	:	:	:	:	:	:
1111110	101	011	000	000	000	000	101	011	000	000
1111111	101	011	000	000	000	000	000	101	011	000

The Viterbi algorithm applies the maximum-likelihood principle [3]. The most common metric used is the Hamming distance metric [1]. This is just the dot product between the received codeword and the allowable codeword. These metrics are cumulative so that the path with the largest total metric is the final

winner. The selection of survivor path is the main feature of the Viterbi algorithm and ensures that the algorithm terminates with the maximum likelihood path. The algorithm terminates when all of the nodes in the trellis have been labeled and their entering survivor paths are determined [16].




Figure 3 : Trellis diagram of decoding logic [1]

#### IV. SIMULATION RESULT & DISCUSSION

The snapshot shown in figure 4 (a), (b) and 5(1),(b) is taken from the modelsim 10.1b software which shows the 8-bit data encoding and decoding

using Spatio and Viterbi Algorithms respectively. Register Transfer Logic (RTL) representations of both schemes are shown in the figure 6 and 7 respectively. Table 3 explains the role of pins and their functions.

Table 3 : Function Description of Pins

Pins	Functional Description
clk	Signal produce to Clock signal ( 1 bit of std_logic)
Reset	used for synchronization of the components by using clk ( 1 bit of std_logic)
Tx	9 bit encoded data by Spatio encoder at time t
Tx_Minus	9 bit encoded data by Spatio encoder at time t-1
Tx_plus	9 bit encoded data by Spatio encoder at time t+1
dt	Input data of Spatio Encoder and output of Spatio Decoder (8 bits of std_logic_vector)
Data_stream	Input data of 8 bit for Viterbi Encoder (8 bits of std_logic_vector)
Encoded_vector_data	Array of Encoded data (0 to 10) for 8 bit data_stream(8 bits of std_logic_vector)
Decoded_data_stream	Decoded output of Viterbi decoder (8 bits of std_logic_vector)




Figure 4 (a) : Modelsim waveform of 8-bits Spatio-temporal bus encoder




Figure 4 (b) : Modelsim waveform of 8-bits Spatio-temporal bus decoder




Figure 5 (a) : Modelsim waveform of 8-bits viterbi bus encoder




Figure 5 (b) : Modelsim waveform of 8-bit viterbi bus decoder




Figure 6 : (a) Spatio Encoder & (b) Decoder




Figure 7 : (a) Viterbi Encoder & (b) Decoder

## V. COMPARATIVE ANALYSIS

Comparative analysis of Spatio and Viterbi encoding and decoding Schemes can be done by the timing parameters and device utilization summary extracted from Xilinx. Device utilization summary is the report of used device hardware in the implementation of the chip such as RAM, ROM, slices, flip flops etc. Synthesis report shows the complete details of device utilization as total memory utilization. If synthesis report does not have the optimized hardware, further chip development can be done in the Xilinx ISE design software. The device targeted for synthesis on SPARTEN-3E FPGA .Timing parameters are synchronized with the clock signal. Timing details provides the information of net delay, minimum period, minimum input arrival time before clock and maximum output required time after clock. Table 4 compares the

hardware utilization for Spatio and Viterbi Encoders. Table 5 compares the hardware utilization for Spatio and Viterbi decoders. Table 6 shows the timing parameter of Spatio and Viterbi Encoders and decoders.

*Selected Device : xc3s250e-5pq208*

Table 4 : Hardware Utilization of Viterbi and Spatio Encoders

Device part	Viterbi Encoder			Spatio Encoder		
	Used	Available	Utilization	Used	Available	Utilization
Number of Slices	60	2448	2%	1	2448	0 %
Number of Slice Flip Flops	23	4896	0 %	2	4896	0 %
Number of 4 input LUTs	105	4896	2 %	50	4896	1%
Number of bonded IOBs	43	158	27 %	46	158	29 %
Number of GCLKs	1	24	4 %	1	24	4 %

Table 5 : Hardware Utilization of Viterbi and Spatio Decoders

Device part	Viterbi Decoder			Spatio Decoder		
	Used	Available	Utilization	Used	Available	Utilization
Number of Slices	34	2448	1%	26	2448	1%
Number of Slice Flip Flops	43	4896	0 %	33	4896	0 %
Number of 4 input LUTs	6	4896	0 %	4	4896	0 %
Number of bonded IOBs	18	158	11 %	16	258	10 %
Number of GCLKs	1	24	4 %	1	24	4 %

Table 6 : Timing Parameters of Viterbi and Spatio Encoders and Decoders

Parameter	Utilization			
	Viterbi Encoder	Viterbi Decoder	Spatio Encoder	Spatio Decoder
Minimum Period	3.047ns	2.058 ns	1.578 ns	1.567 ns
Minimum input arrival time before clock	8.515ns	4.053 ns	2.056 ns	2.023 ns
Maximum output required time after clock	4.179ns	4.179 ns	3.0567 ns	3.067 ns
Maximum combinational path delay	12.014 ns	10.057 ns	6.232ns	5.797 ns
Maximum Frequency	325.165 MHz	325.53 MHz	325 .27 MHz	325 .10 MHz
Memory Utilization	116408 kB	115384 kB	114360 kB	110380 kB




Figure 8 : Memory Utilization Graph

Device utilization summary shows that there is very less difference in hardware utilization in both encoding and decoding scheme. There is 2 % difference in the Number of bonded IOBs, 2 %

difference in number of slices, 1% difference in Number of 4 input LUTs with respect to Viterbi encoder and Spatio encoder. Similarly, there is 1 % less number of bounded I/Os for Spatio decoder than Viterbi decoder.

The memory utilization graph is shown in figure 8 which shows 1.75 % less memory for Spatio encoder 4.33 % less memory for Spatio decoder. There is a reduction of 48 % in minimum period, 76 % in minimum input arrival time before clock, 27 % Maximum output required time after clock and 48 % in combinational path delay in Spatio encoder in comparison to Viterbi encoder. Similarly, There is a reduction of 24 % in minimum period, 50 % in minimum input arrival time before clock, 26 % Maximum output required time after clock and 42 % in combinational path delay in Spatio decoder in comparison to Viterbi decoder.

## VI. CONCLUSION

The hardware chip for Viterbi encoder and decoder, Spatio encoder and decoder is implemented in Xilinx 14.2 and functionally checked in Modelsim 10.1b software. A comparative analysis is done with respect to hardware and timing parameters. In the chip implementation, it is analyzed that Spatio encoding and decoding is having less delay in comparison to Viterbi encoding and decoding. Memory utilization is less which is 1.75 % for Spatio encoder 4.33 % for Spatio decoder in comparison to Viterbi encoder and decoder. But there is a reduction of 48 % in combinational path delay in Spatio encoder and 42 % in Spatio decoder in comparison to Viterbi encoder and decoder. Hence Spatio encoding and decoding scheme is faster in comparison to Viterbi encoding and decoding.

## REFERENCES RÉFÉRENCES REFERENCIAS

1. Anubhuti Khare, Manish Saxena, Jagdish Patel "FPGA Based Efficient Implementation of Viterbi Decoder" International Journal of Engineering and Advanced Technology, October 2011.
2. C. Raghunandan, K. S. Sainarayanan, M. B. Srinivas "Encoding with repeater Insertion for Minimizing delay in VLSI interconnects" 2006 IEEE.
3. Chitra. M, A. R Ashwath, Roopa. M "design and Implementation of Viterbi Encoder and Decoder Using FPGA" International Journal of Engineering and Advanced Technology june 2012.
4. George Kornaros "Temporal Coding Schemes for Energy Efficient Data Transmission in Systems-on-chip".
5. J.V.R. Ravindra, Navya Chittavu, M.B. Srinivas "Energy Efficient Spatial coding Technique for Low power VLSI Application" the 6th International Workshop on System on Chip for Real Time Application 2006 IEEE.
6. J. V. R. Ravindra, K. S. Sainarayanan, M. B. Srinivas "An efficient power reduction technique for low power data I/O for military application" 2005.
7. K. S. Sainarayanan C. Raghunandan M. B. Srinivas "Delay and Power Minimization in VLSI Interconnects with Spatio-temporal Bus-Encoding Scheme" IEEE Computer Society Annual Symposium on VLSI 2007.
8. K. S. Sainarayanan, J. V. R. Ravindra and M. B. Srinivas "Minimizing Simulation Switching Noise (SSN) using Modified Odd/even Bus Invert Method" third IEEE international Workshop on Electronic design, test and applications (DELTA'06) 0-7695-2500-8/05\$20.00 2005 IEEE.
9. K. S. Sainarayanan C. Raghunandan, J.V. Ravindra, M. B. Srinivas "Efficient Spatial-Temporal Coding Scheme for Minimizing Delay in Interconnects" 2006 IEEE.
10. K. S. Sainarayanan, J. V. R. Ravindra, Kiran T. Nath, M. B. Srinivas "Coding for Minimizing Energy in VLSI Interconnects". 2006 IEEE.
11. Ketan N. Patel, Igor L. Markov "Error - Correction and Crosstalk Avoidance in DSM buses" IEEE transactions on VLSI systems, VOL.12, 12, NO.10, October 2004.
12. K.S. Sainarayan, J. V. R. Ravindra, M.B. Srinivas "A Novel, coupling driven, low power bus coding technique for minimizing capacitive crosstalk in VLSI interconnects" 2006 IEEE.
13. Lingamneni Avinash, M. Krithi Krishna, M. B. Srinivas "A novel encoding scheme for delay and energy minimization in VLSI Interconnect with Built-In Error Detection" IEEE Computer Society Annual Symposium on VLSI 2008.
14. Mircea R. Stan, Wayne P. Burleson "Bus- Invert Coding for Low-Power I/O" IEEE Transaction on VLSI 1995.
15. M. Ismail and N. tan "Modeling Techniques for Energy-Efficient System-on-chip signaling" IEEE Circuits and Magazine 2003.
16. R. P. Singh & S. D. Sapre "Communication Systems Analog & Digital" Chapter-11 coding page (505-519).

This page is intentionally left blank