Modeling a Secured Digital Image Encryption Scheme Using a Three Moduli Set

Dr. B. A. Weyori[1], P. N. Amponsah[2] and P. K. Yeboah[3]

[1] Catholic University of Ghana, Fiapre

Received: 11 December 2011 Accepted: 2 January 2012 Published: 15 January 2012

Abstract

This paper proposes a new digital image coding scheme that uses a three moduli set with a common factor. The proposed scheme is specific to a particular three moduli set 2n+2, 2n+1,2n. The design of the scheme is based on the residue to binary converter which achieves in terms of area and critical path delay as compared to the state of the art. This scheme offers high-speed processing because in the reverse converter the computation of the multiplicative inverse is eliminated, and it achieves low-power VLSI implementation for image processing such as digital image transform and digital image filtering.

Index terms— RNS, VLSI, image coding, CRT, multiplicative inverse, binary number system, converters, moduli set, critical path delay.

1 Introduction

ata encryption is important to the security and integrity of information to be transmitted through a network. The need for a secured communication is more profound than ever, recognizing the fact that the conduct of almost all our business and personal matters are carried out today by computer networks [1]. Hence, in an environment where data encryption applications are fast-evolving, an algorithm that offers efficient and low-complexity encryption can provide security for information against intrusion and sophisticated threats that abound now. Moreover, the information that has to be transmitted must be encrypted to reduce the size of the data and increase processing speed.

As part of the information transmission, images are extensively used in such fields as desktop publishing, medical imaging, military target analysis, manufactured automation control, machine vision, geophysical imaging, graphic arts and multimedia [1]. The application of these image features is so dependent on the type of hardware required for high performance that very large scale integration (VLSI) technology becomes vital for digital image processing [2].

One method of designing high-speed and low power VLSI digital systems is by using the residue number system (RNS) [2]. The RNS has such inherent features as parallelism modularity, fault tolerance and carry-free propagation. These features make RNS widely used in Digital Signal Processing (DSP) application such as digital filtering, convolution, Fast Fourier Transform (FFT) and image processing [3], [4], [5]. Thus, RNS is the best tool to employ for a secured, fast and successful image data or image pixels or image elements encryption method.

A two-dimensional image function can be viewed as f(x,y), where x and y are spatial (plane) coordinates and f is the amplitude at any pair coordinate (x,y), called the intensity or gray level of an image at that point. When x,y and the amplitude values are all finite or discrete quantities, the object so formed is a digital image [6], [7].

In this paper, we present an image coding scheme which is based on the residue to binary converter for the three moduli set {2n+2,2n+1,2n} presented in [3]. The image coding scheme achieves speed and area in terms of security.

To clarify this framework, this study gives some background to the image processing scheme, which leads to the proposed coding techniques. The study concludes from an analysis of the encoding and decoding process.

2 II.

3 Backround

Images are coded and processed to produce results that are more secured and protected than the original images for specific applications. Hence the best approach for achieving a secured, high-speed and lowpower VLSI implementation for digital image coding and processing is by the use of the residue number system (RNS) [1], [2]. A residue number system is defined in terms of a relatively prime moduli set n i i m ,... 1 } { = such thatL K W ? = as) ,... , , (3 2 1 n w w w w W = , where i m i i i l k w ? =

, for i=1,n. The complexity of the calculation of this operation ? is determined by the number of bits required to represent the residue and not by the one required to represent the input operands [3], [7], [8].

This RNS system achieves high speed computation because of its parallel computing nature. In order to convert numbers from binary to residue numbers, a residue-to-binary converter is required at the front end. Then, to convert back from residue to binary a residue-to-binary converter is required at the back end. The residue-to-binary converter usually consists of a lot of moduli operations; the computation of which is tedious. The reverse converter (residue-to-binary) is a crucial part of the RNS system. To perform the conversion of residue-to-binary, that is convert the residue number [10]. The traditional CRT is shown in equation (1):) ,... , , (3 2 1 n x x x x into the binary number X, the traditional CRT is used [1][2][9],

(

Where? = = n i i m M 1 , , i i m M M = and 1 ? i M is the multiplicative inverse of i M with respect to i m . The moduli set, n i i m ,... 1 } { =

, must be pairwise and relatively prime for the equation (1) to be used. In this case, the moduli set {2n+2, 2n+1,2n} has a common factor. This simply implies that for equation (1) to be used in the conversion back to binary the moduli set must be mapped to a set of relatively prime moduli. Hence the decimal conversion of) ,... , , (3 2 1 n x x x x

for the moduli set which are not pairwise relatively prime can be computed as follows [3], [6]:

(2)1 L M n i i i x X ? = = ? Where L M is the Lowest Common Multiple (LCM) of n i i m ,... 1 } { =

, the set of moduli sharing a common factor, X is the decimal equivalent of (3)n i i x ,... 1 } { = , i1 1 L i L M n i i i i M x X ? = ? = µ ? ?

Therefore, a software-based RNS image coding scheme has been proposed as a good tool in image data coding **??**1][2]. This paper codes the entire image data and so makes it more detailed and achieves a high-speed and low-power VLSI implementation.

4 III. Proposed image encription scheme

RNS can serve three goals, namely, to increase the speed of transmission, reduce the area of image data, and increase the security level of transmission through computer networks.

5 a) New Method for Image Data Coding

The image data coding system consists of an encoder and a decoder. The moduli set {2n+2, 2n+1,2n}, which has a common factor is used for the image coding scheme. The encoder is built by a R/B converter, which requires an RNS image processor of small wordlength. The decoder is used to recover the encrypted bitstream according to the moduli set and the proposed conversion technique in [3]. The modified RNS-to-Binary conversion method does not require the computation of a multiplicative inverse and also reduces the problem of the large modulo M as compared to the conversion using the traditional CRT. Considering the reduction in the large mod-M to mod-n and the elimination of the computation of the multiplicative inverse the proposed image coding scheme achieves reduced area, increased speed and decrease in internal delay of the conversion from RNS to binary.

6 b) Security of the Proposed Coding Scheme

Compared to the binary image coding, the proposed RNS image coding scheme has an encoder and a decoder, which is designed based on the operation of a three moduli set with a common factor. The end results of the RNS image encoder in this new scheme are in small-wordlength and are arranged into a certain encrypted order. An intruder who breaks into the network does not know the moduli set and the order of the encrypted bitstream that are computed in parallel. Only the designed decoder with the correct R/B converter and moduli set can recognize and decode the encrypted bitstream back to the processed and transformed digital image data according to the way they are arranged. The conversion was done using n=3, since the dynamic range of the grayscale image is 255, using the moduli set {2n +2, 2n + 1, 2n}, the moduli set will form {8, 7, 6}.

7 Encoder and decoder

The designed system is divided into two parts. The first part deals with the encoding that is mainly carried out by the encoder (B/R converter). The second part involves the decoding, which is implemented by the decoder (R/B converter). a) Encoder 1. Read the original digital image signal as binary or decimal value. 2. The digital image data or elements are encrypted into bitstream in a certain order according to the moduli set.

3. The encrypted bitstream is processed by the RNS image processor and the output is sent.

b) Decoder 1. The processed encrypted bitstream (digital image data encoded with RNS) is received and recognized. 2. The decoder with the correct moduli set is used to decode the encrypted bitstream back to binary or decimal so that it is easily read by the computer.

8 Conclusion

Data encryption is the process of transforming information (referred to as plaintext) using an algorithm (called a cipher) to make it unreadable to anyone except those possessing special knowledge, usually referred to as a key. The result of the process is encrypted information (in cryptography, referred to as cipher text). The reverse process, i.e. to make the encrypted information readable again is referred to as decryption, (i.e. to make it unencrypted).

In this paper, we built an encryption and decryption scheme based on a three moduli set. We demonstrated the security strengths of the encryption scheme. The proposed scheme outperforms most of the encryption schemes in terms of area and delay due to the fact that our scheme operates on smaller magnitude operands as it requires less complex adders and multipliers, which potentially offers high-speed processing.

Figure 1:

An Aircraft image of file format PNG



2012

Figure 2: 2012 Year



1

Figure 3: Fig. 1 :



2012234

Figure 4: 2012 YearFig. 2 :Fig. 3 :Fig. 4 :



Figure 5: .



Figure 6: Fig. 1

1

154	153	155	155	153	154	154	155	154	152	155	154
156	156	157	155	153	155	155	154	156	156	158	157
156	159	160	154	153	155	153	155	155	156	157	156
158	161	157	158	157	157	159	155	156	157	160	159
159	161	158	159	160	161	156	155	156	158	158	156
156	158	157	160	158	158	158	156	154	156	157	156
158	158	158	156	157	157	154	154	155	153	152	155
156	155	155	153	156	154	155	154	153	157	153	153
155	155	154	154	157	157	156	155	158	160	158	157
156	159	158	159	157	157	155	157	160	158	156	158
157	157	157	159	156	156	156	157	160	159	156	158
153	156	158	158	160	157	156	158	159	159	156	156

Figure 7: Table 1 :

2

2	1	3	3	1	2	2	3	2	0	3	2
4	4	5	3	1	3	3	2	4	4	6	5
4	7	0	2	1	3	1	3	3	4	5	4
6	1	5	6	5	5	7	3	4	5	0	7
7	1	6	7	0	1	4	3	4	6	6	4
4	6	5	0	6	6	6	4	2	4	5	4
6	6	6	4	5	5	2	2	3	1	0	3
4	3	3	1	4	2	3	2	1	5	1	1
3	3	2	2	5	5	4	3	6	0	6	5
4	7	6	7	5	5	3	5	0	6	4	6
5	5	5	7	4	4	4	5	0	7	4	6
1	4	6	6	0	5	4	6	7	7	4	4

Figure 8: Table 2 :

3

0	6	1	1	6	0	0	1	0	5	1	0
2	2	3	1	6	1	1	0	2	2	4	3
2	5	6	0	6	1	6	1	1	2	3	2
4	0	3	4	3	3	5	1	2	3	6	5
5	0	4	5	6	0	2	1	2	4	4	2
2	4	3	6	4	4	4	2	0	2	3	2
4	4	4	2	3	3	0	0	1	6	5	1
2	1	1	6	2	0	1	0	6	3	6	6
1	1	0	0	3	3	2	1	4	6	4	3
2	5	4	5	3	3	1	3	6	4	2	4
3	3	3	5	2	2	2	3	6	5	2	4
6	2	4	4	6	3	2	4	5	5	2	2

Figure 9: Table 3 :

4

Figure 10: Table 4 :

[Ammar et al. (2001)] *A Secure image coding scheme using Residue Number System*, A Ammar , A Kabbany , M Youssef , A Emam . March 2001. Egypt. p. . (in proceedings of the 18 th National Radio science conference)

[Wang et al. (2003)] 'A study residue-to-binary converter for three moduli RNS and a scheme of its VLSI implementation'. Wei Wang , M N S Swamy , M O Ahmad , Yuke Wang . *IEEE Trans. On circuits and systems I: Fundamental Theory and App* Feb. 2003. 50 (2) p. .

[Wang et al. (2002)] 'Adder based Residue to Binary Numbers Converters for (2 n -1, 2 n , 2 n + 1)'. Yuke Wang , Xiayu Song , Mostapha Aboulhamid , Hong Shem . *IEEE Trans. On Signal Processing* July, 2002. 5 (7) p. .

[Gbolagade and Cotofana (2008)] A Gbolagade , S D Cotofana . *A residue to Binary Converter for the {2n+2,2n+1,2n} Moduli Set, Asilomar Conference on Signals, Systems, and Computers*, (California, USA) October 2008.

[Gbolagade and Cotofana (2008)] 'MRC Technique for RNS to Decimal Conversion Using the Moduli Set {2n+2,2n+1,2n}'. A Gbolagade , S D Cotofana . *Proceedings of the 16th Annual Workshop on Circuits, Systems and Signal Processing*, (the 16th Annual Workshop on Circuits, Systems and Signal ProcessingVeldhoven, The Netherlands) November 2008. p. .

[Parhami ()] B Parhami . *Computer Architecture: Algorithms and Hardware Designs*, 2000. Oxford University Press.

[Rafeal et al. ()] C Rafeal , Richard E Gonzalez , Woods . *Digital image processing*, 2002. Prentice-Hall, Inc. New Jersey, U.S.A. (Second edition)

[Szabo and Tanaka ()] *Residue arithmetic and its application to computer technology*, N Szabo , R Tanaka . 1967. New York: McGraw-Hill. (Year 6)

[Gbolagade and Cotofana (2008)] 'Residue Number System Operands to Decimal Conversion for 3-Moduli Sets'. A Gbolagade , S D Cotofana . *Proceedings of 51st IEEE Midwest Symposium on Circuits and Systems (MWSCAS 08)*, (51st IEEE Midwest Symposium on Circuits and Systems (MWSCAS 08)Knoxville, USA) August 2008. p. .

[Wang et al. (2004)] W Wang , M N S Swamy , M O Ahmad . *th IEEE international workshop on System-on-chip for Realtime Application*, July 2004. p. . (RNS Application for Digital Image Processing)