Artificial Intelligence formulated this projection for compatibility purposes from the original article published at Global Journals. However, this technology is currently in beta. *Therefore, kindly ignore odd layouts, missed formulae, text, tables, or figures.*

1	A Three Phase Scheduling for System Energy Minimization of
2	Weakly Hard Real Time Systems
3	Dr. Smriti Agrawal ¹
4	1 JB Institute of Engg and Technology, Hyderabad, India
5	Received: 22 March 2011 Accepted: 19 April 2011 Published: 30 April 2011

7 Abstract

This paper aims to present a three phase scheduling algorithm that offers lesser energy 8 consumption for weakly hard real time systems modeled with (????, ????) constraint. The 9 weakly hard real time system consists of a DVS processor (frequency dependent) and 10 peripheral devices (frequency independent) components. The energy minimization is done in 11 three phase taking into account the preemption overhead. The first phase partitions the jobs 12 into mandatory and optional while assigning processor speed ensuring the feasibility of the 13 task set. The second phase proposes a greedy based preemption control technique which 14 reduces the energy consumption due to preemption. While the third phase refines the feasible 15 schedule received from the second phase by two methods, namely speed adjustment and 16 delayed start. The proposed speed adjustment assigns optimal speed to each job whereas 17 fragmented idle slots are accumulated to provide better opportunity to switch the component 18 into sleep state by delayed start strategy as a result leads to energy saving. The simulation 19 results and examples illustrate that our approach can effectively reduce the overall system 20 energy consumption (especially for systems with higher utilizations) while guaranteeing the 21 (????, ????) at the same time. 22

23

Index terms— Dynamic power down, Dynamic voltage scaling, model, Preemption Control, Scheduling, W
eakly hard real time system.

²⁶ 1 Introduction

eal time applications are usually composed of set of tasks that interact with each other by exchanging messages. 27 These tasks and their corresponding messages are often invoked repeatedly and are required to complete their 28 services by respective deadlines. Examples of such applications include process control automated manufacturing 29 system and delivery of audio/video frames in multimedia [1]. In process control automated manufacturing system 30 finishing beyond deadline can have a catastrophic effect whereas it may be annoying but acceptable without much 31 loss in case of multimedia applications. An application with catastrophic effect is defined as hard real time whereas 32 degraded performance application is soft real time in nature. Besides these hard and soft deadlines, multimedia 33 34 application such as video conferencing is being referred to as weakly hard real time where missing of some tasks 35 to complete by frame/sec from which at least 24 frames/sec are needed to visualize the movement of the image 36 [17]. When transmitting such frames if sufficient processing power and network bandwidth are available then a high quality video (receiving 30 frames/sec at destination) can be projected whereas degraded but acceptable 37 quality of image is received. In case at least 24 frames/sec reach at the destination within deadline then desired 38 quality is received. For weakly hard real time systems the assurance of minimum acceptable quality result is 39 attained by imprecise concept [17,18] or by (??, ??) model [11]. In imprecise concept a frame has to be received 40 at destination (may be full or portion of it) while a partially received frame is considered as dropped frame in 41 (??, ??). That is, all frames are required to be received for imprecise computation whereas certain frames may 42

43

44

45

46

47

48

49

50

51

52

53

54

55

be dropped to maintain the minimum quality in (??, ??) constraints. To ensure a deterministic quality of service (QoS) to such systems, Hamdaoui and Ramanathan [1] used the (??, ??) model in which, out of ?? consecutive task instances any ?? instances must meet their respective deadlines. The (??, ??) model scatters the effect of ?? deadline misses over a window of ?? which is different from accepting low miss rate in which a series of frames may be lost in a burst load leading to intolerant behavior in terms of missing a portion. Besides guaranteeing for QoS in terms of (??, ??) designer of real time system has to take care of minimization of energy especially for portable devices.

Energy-aware computing has been realized as one of the key area for research in real time systems [20]. Energydriven scheduling algorithms have been developed to reduce system's energy consumption while satisfying the timing constraints [2,3,4,5,6,19,20,21,22,25] are applicable for system having frequency dependent component (speed of the system varies with variation in its operating frequency) as resource. They will be able to reduce energy for system having frequency dependent components only. Besides frequency dependent component many systems have frequency independent components such as memory where above energy-driven voltage scheduling

56 algorithms are inadequate.

For the systems having frequency dependent component energy consumption decreases with R ©2011 Global 57 Journals Inc. (US) because on reducing the frequency, components which are frequency independent may be 58 59 forced to be active for longer duration leading to more energy consumption. Authors [7,8,9,10] revealed that 60 the frequency dependent component (processor core) consumes around 30% of total energy while frequency 61 independent (memory and peripherals devices) account for the remaining 70% of energy consumption. Thus, the energy consumption of the frequency independent components plays a crucial role in overall energy consumption 62 of a system. Group of researcher [6,28,29, ??2] are focused for minimization of system energy (energy required 63 by frequency dependent and independent component) rather than minimization of processor energy only. We 64 use the term frequency dependent component to refer a processor and frequency independent for memory or 65 peripheral devices. The three common techniques used for minimization of system energy are dynamic voltage 66 scaling (DVS), dynamic power down (DPD) and Preemption control (PC) which will be discussed in the following 67 subsection. 68

⁶⁹ Dynamic Voltage Scaling (DVS), is based on adjusting the processor voltage and frequency on-the-fly [12,13] ⁷⁰ as energy requirement depends on operating frequency as well as voltage. The DVS attempts to reduce the ⁷¹ processor speed to the extent it is possible, to obtain reduction in energy consumption. The speed of a frequency ⁷² dependent component is said to be reduced if it is either operating at lower voltage or frequency. The task ⁷³ execution time increases with the reduction in processor speed leading to the following consequences:

? a release may miss its deadline while it is feasible at higher speed. ? the longer execution time will be able 74 to decrease the energy consumption of the processor whereas the system energy may be increased? frequency 75 independent components remain active for longer time and increase the energy consumption. ? longer execution 76 time implies more losses in energy due to leakage current ??44]. However, the task execution times do not always 77 scale linearly with the processor speed [13,14,15,16,23,26] because system may have some components (memory 78 and peripheral devices) which do not scale with the operating frequency. Thus, DVS may not be efficient (further 79 reduction in the speed would increase the energy consumption) when the system energy is considered. To solve this 80 problem, authors [27,29,30, ??1] suggested a lower bound (critical speed which balanced the energy consumption 81 between the processor and peripheral devices to minimize the negative impact of the DVS. Niu and Quan [11] 82 used a combined static/dynamic partitioning strategy for (??, ??) model to reduce the processor energy and 83 are not efficient for system energy. Beside the DVS energy minimization approach authors [35,36] suggested to 84 switch off the system (power down) rather than scale down the speed to reduce the energy requirement which is 85

⁸⁶ discussed briefly in next subsection.

By Dynamic Power Down (DPD) is switching to sleep mode (least power mode) of the unused components since the workload is not constant at all times. Although leaving a component (frequency dependent or independent) in idle/active state consumes power but switching to sleep mode too often may also be counter productive due to heavy context switching overheads. Thus, the DPD technique strives to balance the active and the sleeping time of the components.

Authors ??32,34,35] used DPD to switch the processor and the peripheral devices into sleep mode based on threshold (minimum time for which the component may sleep for positive energy saving) value to save energy for both hard and soft real time systems. The Niu and Quan [36] proposed a DPD based scheduling method to reduce the system energy consumption for weakly hard real-time systems with (??, ??) constraints. The reduction in energy consumption achieved by the DPD technique would increase with the enlargement of the idle slot length. The increment in the length of the idle slot can be achieved by the preemption control technique which is discussed in the following sub-section.

Preemption Control (PC) is allowing a lower priority job to continue execution even when a higher priority job is ready such that none miss their deadline. When a job starts execution on the processor then the associated devices are switched to active state in which they remain till it completes. Thus, if a lower priority job is preempted by the higher priority job then the associated components remain active and consume energy for the time for which the job is preempted. This extra consumption in the energy can be reduced by delaying the higher priority job if possible and completing the lower priority job in the meanwhile (laxity of the higher one). Moreover, each time a job is preempted the context of the job needs to be saved and to be restored when it resumes. This context saving and retrieval would incur an overhead both in terms of time and energy. Thus, reducing number
of preemptions reduces the response time of the job and undue energy dissipations due to preemption overhead,
longer response time. Agrawal et. al. [29] proposed a preemption control technique where the lower priority job
is forced to execute at higher speed levels and complete before the arrival of a higher priority one. The authors
themselves say that such a policy may not always lead to energy saving performance.

It is observed if only DPD is applied on a system then based on the threshold the components would be allowed 111 to switch into sleep state and gain the energy reduction. Although, increasing the length or accumulating the idle 112 slots further reduces the energy by DPD; DPD technique itself does not suggest any method to do so. While DVS 113 would lower the assigned speed to each job and increase its execution time which in turn increases its response 114 time. An increment in response time of a job not only increases the energy consumption by the associated 115 components which remain active for longer time but also due to additional preemption which may occur. On 116 the other hand, preemption control at the assigned speed may not be able to reduce the response time and/or 117 number of preemptions. To address the shortcoming of each (DVS, DPD and PC) and to enhance the overall 118 reduction in system energy consumption we suggest a judicious combination of all the above techniques. 119

The length of the idle slot can be enhanced by selecting better speed level for DVS (suggested in third phase) 120 or reducing the response time by PC (suggested in second phase) or delaying the execution of a job (suggested 121 122 in third phase). The priorities are assigned based on the earliest deadline first (EDF) policy in which the job 123 whose absolute deadline is lower has higher priority. The number of preemptions for different jobs of a task may 124 vary as the earliest deadline first scheduling is dynamic at task level and arrival of mandatory jobs depends on the partitioning strategy. Thus, a job level DVS view would increase its efficiency (suggested in third phase). On 125 the other hand, increasing the speed of few jobs (selected based on the greedy technique suggested in phase-2) 126 could reduce energy consumbed by lower priority job with longer execution as well as preemption overhead. 127

Recently, two groups of researcher Agrawal et. al. [29] and Niu and Quan [37] have used a two phase approach for system energy minimization for weakly hard real time system with (??, ??) constraints. The authors have suggested a combination of DVS, DPD and PC techniques however, neither have they taken into the account the preemption overhead nor do they balance the effects of the three techniques.

In this paper we aim to minimize the system energy consumption for weakly hard real time system modeled 132 with (??, ??) constraints using a fine balance of DVS, DPD and PC. The reduction in energy consumption is 133 achieved at both, task as well as job level for which we adopt a three phase approach. In the first phase the 134 task level view of the system is taken. The feasibility to each task in the set is ensured keeping in account the 135 preemption overhead. While the second and third phase adopts job level view. A greedy based preemption 136 control technique is proposed at the job level in the second phase. It is further refined in the third phase by 137 adjusting the speed assigned to a job and accumulation of idle slots by delayed start to effectively balance the 138 three approaches. 139

The rest of the paper is organized as follows; the next section provides a system model followed by section III which presents our new approach along with algorithm. The simulation results are enlisted in section IV whereas section V concludes the work.

143 **2** II.

¹⁴⁴ **3** System Model

This paper aims to minimize the system energy consumption for a system having independent periodic task set ?? = {?? 1, ?? 2, ?? 3 ? ?? ?? } that assures minimum QoS defined by (??, ??). The priority of a job is assigned based on the earliest deadline first policy. The system consists of two types of components namely, frequency dependent (processor) and frequency independent (memory and peripheral devices). The following considerations are made:

166 If (?? > ???)then the energy gain (???????) would be positive hence, energy consumed in switching to sleep

state and remain in it for ?? units of time would reduce energy consumption and hence, is advisable to switch to sleep state. For (?? = ???) the energy consumed to remain idle or sleep are same.

¹⁶⁹ 4 Global Journal of Computer Science and Technology

Critical speed of the task (ð ??"ð ??" ????): The DVS technique advocates that reduction in the speed of the 174 175 frequency dependent component would reduce the energy consumption. This may not be true when the system 176 is having both frequency dependent and independent components because lower speed leads to longer execution 177 time for which the frequency independent components would remain active and consume energy. That is, on reduction in speed, the system energy consumption first decreases then it starts increasing incase speed is further 178 reduced. The speed at which system energy requirement is least for a task is called the critical speed. Each task 179 in the system has its own critical speed because its computation demand and set of associated components may 180 differ. It can be determined as follows: 181

In [11,13] authors have used energy model where energy consumed by the processor is directly proportional to the cube of the operating speed i.e., ?? ?? ?? 3 hence, ?? ?? = ???? 3 where ?? ? ?? and ?? is the proportionality constant.

(5) By Descartes' Rule of Signs ??43], there is only one positive root of the equation since the sign between two
 consecutive terms changes only once. This root is referred to as the critical speed of the task ?? ?? represented
 as ?? ???? .

In the following subsection we discuss the various methods for partitioning the jobs into mandatory and optional. The partitioning problem is NP-hard [40] hence, various heuristic techniques (Red_Pattern, Even_Pattern, Rev_Pattern, Hyd_Pattern, Mix_Pattern) can be used which are discussed below:

optional in case 0 is assigned to ?? ?? ?? . We refer this pattern as Red_Pattern. Advantage of applying this
pattern to a task set for energy minimization is that it aligns the optional jobs together so that a component has
a better opportunity to switch into sleep state to save energy. For a task whose critical speed is higher than or
equal to the highest possible speed (?? ??) the operating speed should never be scaled down.

217 **5** Reverse

221 ?? ? 1

222 This pattern was first proposed by Niu & Quan [11] and we refer it as Rev_Pattern.

Hybrid Pattern (Hyd_Pattern): This pattern was proposed by [11] in which instead of assigning same pattern to all the tasks in the task set, they assigned different type of patterns (Red_Pattern or Even_Pattern) to each task. For example, task ?? 1 is partitioned into mandatory and optional according to Red_Pattern while ?? 2 and ?? 3 could be assigned Red_Pattern or Even_Pattern. Thus, yielding 2 ?? possible combination of pattern

- assignment where ?? is the number of the tasks in the task set. Mixed Pattern (Mix_Pattern): The hybrid 227 pattern allows a task in the task set to be scheduled by Red Pattern or Even Pattern. In both cases at least 228 the first release of each task is mandatory (if not more e.g. $(??, ??) = \{(3, 5), (4, 7)\}$ first two releases of both 229 the task are mandatory with the Hyd_Pattern) and are in phase hence, will overload the system, forcing it to 230 be feasible with high energy requirement. Therefore, to improve the performance of Hyd_Pattern authors [29] 231 suggested a mixed pattern (Mix_Pattern) which combines the Hyd_Pattern with the Rev_Pattern yielding 3 232 ?? possible combination of pattern assignment. By including the Rev_Pattern the Mix_Pattern would give a 233 task fairer chance to execute at lower speed assignment (the second release of both the task in the above example 234 would be mandatory while the first may or may not be so. Since the second release of a task would usually be out 235 of phase with the other releases and will not overload the system as hybrid pattern does). Thus, Mix_Pattern is
- of phase with the other releases and will not overload the system as hybrid pattern does). Thus, M the superset of all the above suggested patterns. In this paper we would use Mix_Pattern.

²³⁸ 6 Global Journal of Computer Science and Technology

In the following section we propose the energy minimization technique for the weakly hard real time system which was modeled in this section.

²⁴¹ **7 III.**

²⁴² 8 Three-phase Energy Minimization Technique

This work is refinement of the two phase approach suggested by Agrawal et. al. [29]. In the first phase authors 243 estimate the critical speed for each task and use a static partitioning strategy called Mix_Pattern. Based on the 244 critical speed and the mandatory job distribution authors assigned the speed to each task such that the task set 245 is feasible. While in phase two the authors suggested a preemption control strategy. They suggested increasing 246 the speed of the lower priority job so that it can complete before preemption. However, the reduction in energy 247 due to preemption control may be less than the energy consumed to fit the lower priority job in the slack of the 248 higher priority job, i.e., the technique may be counter productive. In such cases they suggest to execute at the 249 assigned speed as was done by Niu and Quan [37]. 250

In this paper we suggest a three phase technique for system energy minimization. In the first phase we generate a feasible schedule which assigns the speed closest to the critical speed to all the tasks partitioned by Mix_Pattern. In the second phase, we refine the preemption control technique suggested by Agrawal et. al. [29], Niu and Quan [37] after locating their pitfalls. Further, in the third phase we measure the idle slots available on either side of a job execution window. Based on which we adjust the speed of the job or delay the starting of a job so as to combine the two slot. In the following subsection we illustrate the three phases.

Phase-1: Task Level Feasibility and Speed Assignment In this phase we first estimate the critical speed of each task according to the equation (5). Further, the jobs of each task are marked mandatory/optional according to Mix_Pattern and speed closest to the critical speed on which the task set is feasible is assigned. The algorithm for speed_fitting as suggested by [29]

²⁶¹ 9 Phase-2: Modified Preemption Control Technique

The feasible schedule generated after speed_fitting for the task set ?? in the first phase may not be optimal in terms of energy consumption. To further reduce the energy consumption in this phase we suggest a greedy based preemption control followed by speed adjustment and delayed start in third phase.

When a job is scheduled on the processor then the associated devices are switched to active state in which they remain till it completes. Thus, if a lower priority job is preempted by the higher priority job then the associated device remain active and consume energy for the time for which the job is preempted. This extra consumption in the energy can be reduced by

²⁶⁹ 10 Global Journal of Computer Science and Technology

270 Volume XI Issue X Version I 2011 16

271 **11 May**

- $_{274}$ ~~??~??~??~? ©2011 Global Journals Inc. (US)
- delaying the higher priority job if possible and completing the execution of the lower priority job in the meanwhile (laxity).

- available is sufficient to complete the job ?? ?? ?? non-preemptively as suggested by [37] then we do so. However,
- when more than one higher priority jobs preempt a single lower priority job then approach suggested in [37] may

fail to finish the lower priority job earlier. This is due to the fact that once a higher job finishes and another higher priority job is available in the ready queue then it would be scheduled as it has priority higher than the incomplete preempted job. This can be observed from the example 1.

Example1: Consider a task set $?? = {??? ?? (?? ????), ?? ?? ?? ?? ?? ?? ?. ?15, 25, 25?, ?25, 100, 100?}.$

When scheduled without preemption control then the response time of the lower priority job ?? 2 1 after being preempted by ?? 1 2 and ?? 1 3 would be 70 refer figure 1a. However, as illustrated by figure 1b (obtained by utilizing the concept of preemption control used in [37]) the response time of job ?? 2 1 remains 70 whereas the number of preemptions is reduced from 2 to 1. This is because ?? 2 1 is unable to complete in slack of ?? 1 2 which completes at time 50 after which the scheduler schedules the higher priority job ?? 1 3 since; no job is being preempted so no preemption control is applied.

Thus, we refine the preemption control approach suggested in [37] without varying the speed as modified preemption control at assigned speed (MPCAS). Here a lower priority job may be allowed to restart even when higher priority job is ready, provided feasibility of the higher priority is assured. The effectiveness of this approach is seen in figure 1(c) where the response time of the job ?? 2 1 is reduced to 55 from 70. The proposed MPCAS approach is given as below: higher priority is assured. The effectiveness of this approach is seen in figure 1(c The MPCAS algorithm would reduce the response time of the lower priority job (?? 2

298 1 would finish at time 55 for the example) so the associated devices have better opportunity to switch to 299 sleep state and save energy according to DPD. However, when component's DPD threshold is large than this 300 reduction in response time may not be sufficient to allow the associated components to sleep and save energy. Agrawal et. al. [29] increase the speed of the lower priority job and hence, reduce its execution time so that 301 it can fit in the slack available before it could be preempted (speed of the job ?? 2 1 would be increased such 302 that it would finish by 35 in the example). The authors themselves state that this may be counter productive. 303 That is, increment in energy consumption by executing the lower priority job at higher speed is more than the 304 energy reduction gained due to early switching to sleep state for some components. To overcome this drawback 305 we suggest a speed refinement for the preempted lower priority job as well as preempting higher priority jobs. 306 This speed combination is predicted by greedy based preemption control (GBPC) which utilizes right and left 307 idle slot (refer figure ?? and definition 1, 2, 3, 4) of the processor and the devices. 308

309 Energy estimation for processor during the idle slots:

In the next subsection we estimate the energy consumed by the frequency dependent and independent components during job execution.

After estimating the energy we now discuss the technique for greedy based preemption control. If the lower 321 priority job is preempted then the preemption control at the assigned speed is done (using PCAS algorithm) and 322 the energy is estimated for the preempting higher priority jobs and the preempted lower priority job. If the lower 323 priority job is still preempted by one or more, higher priority jobs then the response time of the lower priority can 324 be further reduced. The reduction in the response time of the lower priority job can be achieved by increasing 325 326 327 328 329 330) similarly, estimate ??? ?? ?? ?? ?? ?? ?? 331

The speed of the chosen job is incremented and the energy is estimated. The process of further reduction in response time of the lower priority job is repeated and the energy for different combinations is estimated till either a) the lower priority job is no longer preempted; b) all the jobs are assigned maximum available speed level. The speed combination which requires minimum energy is assigned and the schedule is updated. Further, energy minimization is achieved by improving the schedule obtained in phase-2.

³³⁷ 12 Phase-3: Speed Adjustment and Delay Start (SADS)

After assigning speeds to each task in the phase-1 ensuring feasibility followed by the reduction in energy consumption by preemption control in the second phase. This phase will adjust the speed assigned (increase or decrease) and accumulate the idle slot (delay start a job if possible) to reduce the energy consumption. In this phase detail analysis of the preemption controlled schedule is done where right and left idle slot (refer figure 1 and definition 1, 2, 3, 4) of the processor and the device are re-estimated. After estimating the energy we now propose the new technique for improvement namely, speed adjustment and delay start which we finally combine to provide overall reduction in energy. The next subsection discusses the speed adjustment.

345 13 Global

³⁴⁶ 14 Speed adjustment

In the phase-1 the feasibility of the task set was to be ensured by assigning the speed at the task level, while 347 the phase-2 increases the speed of some jobs to decrease loss in energy due to preemption. In this phase the 348 speed is adjusted by considering each job separately to reduce the energy consumption based on the left and 340 right idle slots. The philosophy for this approach is that speed fitting was done at the task level to make all the 350 jobs feasible. Executing job at higher speed may favor switching to sleep state by more components (sleeping for 351 more time) in some cases while executing at lower speed may favor the idea of DVS. Thus, depending on the left 352 and the right idle slots we estimate the optimal speed for each job which may be different from that of the task. 353 In the next subsection we measure the energy consumption at the job level after adjusting the speed. 354

In the next subsection we discuss the technique for accumulation of idle slots by delaying the task execution window.

³⁶⁴ 15 Delay Start Technique

In this part of the third phase we aim to assemble the idle slots fragmented on the two sides of a job by delaying 365 its execution if the schedule permits i.e. shift the job execution towards its deadline. This may enable the 366 associated components to sleep or sleep for longer time to save energy. A job may delay its execution up to its 367 deadline so as to be feasible. But extending the job up to its deadline may force the up coming job to miss their 368 deadlines. Thus, a job would be allowed to consume only the processor right idle slot so that it may not push 369 370 its own deadline or modifying the schedule of the subsequent jobs. Hence, a delay will move the task execution 371 372

In the next subsection we measure the energy consumption at the job level after delaying its execution and adjusting its speed.

³⁷⁵ 16 Global Journal of Computer Science and Technology

Volume XI Issue X Version I Energy estimation of a job with delayed start i. Energy estimation due to delayed 376 start at assigned speed ð ??"ð ??" ???? ?? : Delaying a job ?? ?? ?? would shift it towards right will elongate 377 the left idle slot of the components hence provide better opportunity to the components to switch to sleep state. 378 379 right idle slot will decrease by the same. The energy consumption of the job ?? ?? ?? along with its left and 380 381 In a scenario where some of the components may not be able to switch to the sleep state (depending on their 382 383 energy and reduce length of the right idle slot. Further, delaying the job would add the remaining right idle slot 384 385 386 387 ??)?. 388

Combining adjusting the speed and delayed start concept Finally, combining the two concepts the speed adjustment (equation (10)) and delayed (equation (11 In the following section we present the results obtained by implementation of the approach discussed in this section.

402 **17 IV.**

403 18 Simulation Results

This section compares the performance of our proposed three phase scheduling algorithm (in which we apply 404 greedy based preemption control, speed adjustment and delayed start) referred to as GBSADS with the higher 405 speed preemption control (HSPC) approach suggested by [29]. All simulation results are computed on a DVS 406 processor with operating speed level set as $?? = \{0, ??, 1, ??, 2, ??, 3, ??, 10\}$ where ?? ?? is a uniform random 407 number generated in the interval [10, ??00]. We consider ten types of devices with multiple instances forming 408 a pool of devices. For a task, devices are randomly selected from this pool. Rate of energy consumption for a 409 410 = P?? ??10 where P is a uniform random number in the range [0, 1,20]. The task set ?? = {?? 1, ?? 2, ?? 3? 411 ?? ?? } with (??, ??) utilization U (i.e. ? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? a uniform random number in the range (0, 412 1). The preemption overhead and energy required during preemption are uniform random number in the range 413 (0, 1] and (0, 100] respectively. Similar type of considerations where taken in [29]. The other parameters are 414 summarized in the table 3. 415

The key parameter, measured for simulation is energy consumed during one MK_hyperperiod. The result 416 reported is the average value of results obtained for hundred task sets. The following section deals with the 417 variation in energy with component threshold, task set utilization and device to processor energy proportionality 418 constant. Effect of component threshold on Energy consumption: The value of the threshold of a component 419 indicates the length of the idle slot for which the component will consume same energy in active state as it would 420 do so in sleep state. Thus, as the threshold increases the requirement for long idle slots increases in absence 421 of which energy consumption increases. However, increment in threshold will affect the energy requirement up 422 423 to a certain value (length of the longest idle slot) beyond which no component would switch to sleep state, so 424 any further increment in the threshold will not increase the energy consumption of the system. The effect of 425 the increment in threshold for frequency independent and dependent components can be seen in the figure ?? The effect of the variation of the device threshold is shown in the figure ??. When the device threshold is lower 426 (0-80) it can be observed that the energy consumption by GBSADS approach is almost 23% lower than that of 427 the HSPC approach, while this reduction in the energy consumption is more prominent (approximately 32%) at 428 higher values of the threshold range (90-140). Beyond 130 it is constant due to the fact that at lower threshold 429 value both GBSADS and HSPC control preemption around the assigned speed. But as this threshold increases 430 the shorter idle slots become inadequate to switch the device into sleep state, the greedy based preemption 431 control in second phase and delay start done in the third phase of the GBSADS approach assembles these idle 432 slots efficiently and hence, provide better opportunity to switch the device into sleep state. Similar trends are 433 seen for the variation in the processor threshold (refer figure ??) in which we get an overall gain of approximately 434 30%. 435

EFFECT OF RATE OF PROCESSOR TO DEVICE ENERGY (Þ) ON ENERGY CONSUMPTION: The 436 rate of energy consumption by a frequency independent component is a constant. This constant could be less 437 than the rate of the energy consumption in the processor (for processor dominant system P? 1) while for device 438 dominant systems this would be greater than one. This variation in the ratio (0.1-10) for both processor and 439 device dominant systems is observed in the figure ?? for which task sets of utilization U=[0.5, 0.6]. For lower 440 value of the ratio (0.1-1) processor dominated system the GBSADS approach saves approximately 20% of the 441 energy and this saving increase up to 26% for device dominant systems. A sudden rise in the energy consumption 442 is observed for a value of P = 2 which indicates the dominance of the devices energy consumption and as more 443 devices are added to such a system this rise is even more prominent. At lower level the DVS approach is more 444 prominent due to the fact the processor energy consumption is dominant, the HSPC approach applies DVS and 445 high speed preemption control which would be inadequate. On the other hand, GBSADS approach applies the 446 concept of DVS at three levels (speed assignment, greedy based preemption control and speed adjustment) thus, 447 a gain of 448

449 **19** May

450 20% is received. However, at the higher ratio the device energy consumption is dominant and hence DVS is less 451 effective compared to the DPD technique. The GBSADS approach is able to accumulate the idle slots efficiently 452 as it does delayed start along with speed adjustment while controlling the preemption based on greedy approach 453 whereas HSPC only controlled preemption.

EFFECT OF SYSTEM UTILIZATION ON THE ENERGY CONSUMPTION: The energy consumption is measured as the system utilization increases for different values of P. The value of P indicates the dominance of the device energy consumption on the overall energy consumption of the system (higher its value more the system is device dominated). It can be observed from all the following figures (6, 7 and 8) that when the utilization is high (0.8-1) then the reduction in the energy consumption is substantial. This is because for such utilizations the system is overloaded hence, the speed assignment for the feasibility in the first phase is at higher speeds. The HSPC approach does not slow the once assigned speed while GBSADS approach may reduce the speed assigned to the out of phase jobs substantially leading to reduction in the energy consumption. Besides speed adjustment it also delays the start and controls the preemption of lower priority jobs to accumulate the idle slots favoring the sleeping off the components.

EFFECT OF ONLY PROCESSOR ENERGY CONSUMPTION (WHEN NO DEVICES ARE ATTACHED 464 P=0: When no frequency independent components are associated with the system then the effect of the 465 utilization on the system energy consumption can be seen in the figure ??. For lower utilization (0.1-0.3) the 466 GBSADS approach consumes around 18% less energy while this reduction improves up to around 24% for medium 467 utilizations (0.4-0.7) and still further up to approximately 30% for higher utilizations. For lower utilizations the 468 speed assigned by both approaches in first phase is close to the critical speed and hence, energy saving by 469 GBSADS is only due to the delayed start in the third phase which accumulates the fragmented idle slots and 470 favor the processor to switch into the sleep mode (or sleep for longer time). For task sets with higher utilization, 471 the speed assigned to a task in the first phase are generally higher than its critical speed due to overloading of 472 the system by both the approaches. For reducing the energy consumption the HSPC approach the execution of 473 the preempted jobs at either higher or at the same assigned speed. Executing preempted jobs at higher speed 474 475 of such systems having no devices attached would be counter productive while execution at the assigned speed 476 would not incur any reduction in energy. On the other hand, GBSADS would adjust the speed (may reduce the 477 assigned speed) taking into the account the thresholds and the idle slots in the second and the third phase so as to balance the impact of DVS, DPD and PC techniques. 478

479 20 WHEN THE DEVICE TO PROCESSOR RATE OF EN-480 ERGY

CONSUMPTION IS COMPARABLE P=1: The effect of the utilization on the overall energy consumption can 481 be seen from the figure ??. The trend of the energy consumption is similar to that observed in the figure ??. 482 But for higher utilizations the reduction in the energy consumption is less (approximately 26%) as compared to 483 30% in figure ??. This is due to the fact; when higher speeds are assigned in the phase-1 reducing the speed 484 by the GBSADS approach increases the response time of a job which would in turn force the devices to remain 485 active for longer period and consume energy hence, lower gain is observed when compared to system comprising 486 of frequency dependent components only. dominated system can be observed in the figure ?? which is similar to 487 the trend seen in figure ?? and 7 in which at higher utilizations GBSADS approach performs better than HSPC 488 approach. 489

490 V.

⁴⁹¹ 21 Conclusion

In this paper we presented a three phase scheduling algorithm which minimizes the system energy consumption for weakly hard real-time system while maintaining the (??, ??) guarantee. The system consists of a DVS processor (capable of operating at various frequencies) and frequency independent peripheral devices. We proposed a three phase scheduling algorithm where in the first phase a mixed pattern based partitioning is used to determine the mandatory and optional jobs of a task and assign speed levels to ensure the feasibility of the task set.

However, the major contribution of the work lays in the second and third phase which analyses and refines the 497 first phase schedule at job level. In the second phase we formulated a greedy based preemption control technique 498 which adjusted the speed of the preempted/preempting jobs based on the laxity to further reduce the energy 499 consumption. The third phase focused on accumulation of the idle slots through utilizing the concept of delay 500 start and speed adjustment. The speed adjustment is a method of assigning an optimal speed to individual 501 job based on the availability of idle slot on the either side of the execution window of a job and the threshold 502 of the components. While delayed start technique delays the execution of a job up to its available slack time 503 to assimilate the idle slots fragmented on the either side of a job's execution window. The effectiveness of the 504 proposed algorithm has been discussed through examples and extensive simulation results. 505

The proposed three phase scheduling algorithm is compared with [29] where the authors have adopted similar 506 507 scenario. The simulation results indicate that the three phase scheduling algorithm consumes approximately 30% less energy for task set at higher utilizations (0.8-1) while it is 24% better for lower utilization systems (0.1-0.7). 508 The reduction in the energy consumption is 30% for higher values of the threshold of a component while lesser 509 improvement is observed approximately 23% for lower threshold value. The proposed algorithm was targeted for 510 device dominant systems for which it performed 26% better. However, the simulations indicate that the approach 511 is valid for processor dominant systems as well for which an improvement of about 20% is received. Thus, the 512 proposed algorithm is capable of performing better in the system/process energy constrained systems when the 513 system is overloaded (utilization is high) or the threshold of the components are high. 514

¹A Three Phase Scheduling for System Energy Minimization of Weakly Hard Real Time Systems ©2011 Global Journals Inc. (US)



Figure 1: 2011 14 May

1

?? ??,?? Computation required by the frequency dependent								
components of task ?? ??								
?? ??,?? Computation	?? ??,?? Computation required by the frequency							
???????????????????????????????????????	independent components of task ?? ?? Release time of a							
?? ???? ?? ??	job ?? ?? ?? = ?? * ?? ?? ?? , i.e., ?????? ?? Absolute							
	deadline of a job $?? \ ?? \ ?? \ = ?? \ * ?? \ ?? \ + ?? \ ?? \ ?? \ , i.e.,$							
	?? ?? Finish time of a job ?? ?? ??							
?? ????	Critical speed of the processor for the task ?? ??							
?? ????	Speed of the processor assigned to the task ?? ??							
?? ???? ?? ?? ?? ??	?? Speed of the processor assigned to the job ?? ??							
	Frequency independent component ?? ?? is associated with							
	task ?? ??							
?? ?? ???????? ,??	Energy consumed per unit time by the device ?? ??							
	associated with task ?? ?? in sleep state							
?? ???????? ,?? ??	Energy consumed per							

Figure 2: Table 1 :

recourse conflicts. Same consideration is taken

in this work.

2. The frequency dependent components (DVS

processor) can operate at ?? + 1 discrete

voltage levels, i.e., The symbols used in this paper are summarized

in the table1 while the terms used are discussed in the next subsection. a) Terms Used MK_hyperperiod (??): It can be defined as the point after which all the task in the set are in phase and (??, ??) pattern for each task is restarted i.e. the situation at time t = 0 is restored, mathematically,?? = ??????((?? ?? * ?? ??) ????????? ?? = 1, 2 ? ??) where LCM stands for least common multiple. in ?? : It is the sum ?? (??)? of a job ?? ?? Response time ??? ?? the sleep state Energy consumed per unit time by the processor when running at a speed ?? ?? (?? ???? = ????? DPD threshold of the processor ?? ?? mandatory jobs preempting ?? ?? MK hyperperiod ð ?"?ð ?"? priority task iterations represented by ?? = 0, 1, 2? ?. For the first ?? \eth ?"? \eth ?"? iteration ?? ?? Energy consumed during each preemption ?? ,0 (??) = ?? ?? (??). The iteration a) value of the two consecutive iteration is same i.e., ?? ?? ?? ??? (??) = ?? ?? ?? ?? ?? (??) or b) value exceeds its relative deadline i.e., ?? ?? ?? ?? (??) > ??DPD Threshold (????): In DPD policy 11 а component is switched to a sleep state on the occurrence of idle slot to save energy. For such a

// Greedy approach based speed fitting algorithm Algorithm speed_fitting(task set ??) Begin 1. Repeat 2. While (not feasible) Do a. For all task ?? ?? ? ?? Do i. If (ð ??"ð ??" ð ??"ð ??" ?? iii. Goto step 2 Else i. Goto step 2b. to select next smallest ? ?? Repeat End In the following subsection we describe the job level second phase.

[Note: ?? < ??) 1. Compute Else 1. ? ?? = ? Repeat b. Select a task ?? ?? with smallest ? ?? c. If $(\delta ??"\delta ??" ?? < ??)$ i. $\delta ??"\delta ??" ?? = \delta ??"\delta ??" ?? + 1$ ii. ?? ???? = ??]

Figure 4:

Figure 5:

Begin

1. Set the ?? ??????? = 0 // the current time 2. For all jobs in one MK_hyperperiod Do a. if(incomplete_queue is empty) i. if(ready_queue is empty) 1. wait for a job to arrive in it 2. Update ?? ???????? ?? be read from the ready_queue ii. Let ?? ?? ?? iii. Estimate the time available ???? ?? iv. If ????? ?? ?? ?? ?? ?? ?? ?? ?? ?? 1. Execute ?? ?? ?? non-preemptively for ?? ?? (?? ?? ??) ??) 2. Update ?? ????????? = ?? ???????? + ?? ?? (?? ?? 3. ?? ?? ??? ?? ?? ? = 04. Goto step 2a. v. Else 1. Execute ?? ?? ?? non-preemptively for ???? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? $= ?? ?? ??? ?? ?? + \delta ?"?\delta ?"? ?? ?? ?? ?? 3.$ Insert ?? ?? ?? into incomplete_queue based on its priority 4. Update ?? ???????? = ?? ???????? + ???? ?? ?? 5. Goto step 2a. b. Else ?? be read from the incomplete_queue i. Let ?? ?? ?? ii. Estimate the time available ???? ?? iii. If ????? ?? ?? ?? ?? ?? ?? ?? ?? ?? 1. Execute ?? ?? ??) ?? non-preemptively for ?? ?? (?? ?? ??) 2. Update ?? ??????? = ?? ???????? + ?? ?? (?? ?? 3. ?? ?? ??? ?? ?? ? = 04. Goto step 2a. Else ?? into incomplete queue based on its 1. Insert ?? ?? priority 2. Goto step 2.a.i. Repeat End

Figure 6:

? + ?? ?? ?? (?? ??)iii. Energy estimation at speed δ ??" δ ??" ?? > δ ??" δ ??" ???? ?? : When some components are unable to switch to sleep state then if a job executes at a higher speed then it will complete earlier. This would improve the possibility to switch the components into sleep state and increase the sleeping time of the already sleeping ?? ??? ?? ?? = components. The time thus saved is ? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??? ?? ?? ???? ???? ?? which will increase length of the right idle slot. Hence, the total energy consumption will be ?? : The energy estimation at speed ð ??"ð ??" ???? consumed by the device during the left (or right) idle equation (6)while the energy consumption by the processor during ?? ???? ?? ??? ???? ?? ?? ??) (refer equation (7)). The energy consumedestimated in the equation (8). Thus, the energy consumption of the job ?? ?? ?? along with its left and the right idle slots is ii. Energy estimation at speed ð ??"ð ??" ?? < ð ??"ð ??" ????

[Note: ?? : In a scenario where some of the components may not be able to switch to the sleep state (depending on their thresholds) then executing the job at a lower speed (?? ??) than the assigned speed ??? ????? ?? ? may save the processor energy. But this execution is subject to the availability of the right idle slot since this reduction in speed will force longer response time.]

Figure 7:

 Estimate ?? ?? ?? (??, 0) according to the equation (12) If ??????? > ?? ?? ?? (??, 0)? ?? (??, 0) a. Update 	$\begin{array}{l} ?? \;?? \;?? \;(??, \; \delta \;?"?\delta \;?"?) \;=\; ?? \;???? \;?? \;?? \;?? \;?? \;?? \;?? \;?$
??????? = ?? ?? b.	
Update ?? ???? ??	
= ?? and shifting	
as \eth ?"? \eth ?"? ?? ?? = 0 End if ?? (??,	
1) according to the	
equation (12) 3. Es-	
timate ?? ?? 4. If	
??????? > ?? ??	
?? (??, 1)? ?? (??,	
1) a. Update ??????	
= ?? ?? b. Up-	
date ?? ???? ?? = 22	
?? and shifting as ð?"?ð?"? ?? ??	
= 1 End if End for	
End for 2. Estimate	
the total energy for	
a MK_hyperperiod	
(??) End while End	
	jobs in the task set ?? arriving during any
	MK_hyperperiod (??)
	Do

""," "", "", ", ", ", ", ", ", ", ", ",	
Do	

i	Es	$_{tima}$	ite	the	left	and	the	righ	t idle	time	for	device	
??'	? 1	????	??	??	, ??	????	???	??	?and				

th q roððessor ???? ?? ??
, ??? ???? ?? ?? ?? ?? ??

	1
	according to definitions 1, 2, 3 and 4. ii Again ground to ish 22, 22, and 22, 2222, 22, $22, 2222, $
	ii. Assign speed to job ?? ?? as ?? ???? ?? = ?? ???? and shifting as ?? = 0δ ?"?
))	equation (12)
for considering	iv. For every speed ?? ? ??
each job for	
improvement	
individually we	
get	Do
©2011 Global Jour-	
nals Inc. (US)	

റ
•
~

ð ??"ð ????) 		?" & ????? ??????	»????? ?? ??	Energy	Remark
??	????	??	??			
25	$25 \ 25$	25	30	100	56393661 Uncontrolled P	reemption technique v
25	$25 \ 25$	25	30	75	33473217 Preemption con	trol as suggested by [
25	25 25	25	105	35	36900380 Preemption con	trol by increasing the [29].
	e 2: GBPC					
25	25 25	25	30	60	29538942 Performing pree	preventing preemption but reduces the response time. Reduction in energy from [37] 11.7% and 47.6% from uncontrolled preemption
25	$30 \ 25$	25	30	$58.3 \ 29126514 \ \text{Increasing}$	the speed of $??$ 1 2 based or	technique. h the ??? 1 2 (?? 1 2) Preemption
						could not be
						prevented but
						the energy
						consumption is
						decreased.
25	$30 \ 25$	25	35	57.3 29219229 ?E 1 2 (s 1	2) = 94063.1, ?E 2 1 (s 2 1	(1) = 91715. Increasin
25	30 25	25	37	57	29312320 ?E 1 2 (s 1 2)	= 94063.1, ?E 2 1 (s 2
25	35 25	25	37	55.8 29092841 ?E 1 2 (s 1	2) = 94063.1, ?E 2 1 (s 2 1	1) = 185809. Increasi
25	$37 \ 25$	25	37		2) = 62511, ? E 2 1 (s 2 1)	
25	40 25	25	37	38.7 16205293 ?E 1 2 (s 1	2) = 98151, E 2 1 (s 2 1)	avoided. Re- duction in energy consumption by
						51.59% from [29, 37] and 71.3% from
						uncontrolled pre-
						emption is re- ceived.
	e -3: SADS					
Delaying job ? 1 4 for 10 units					15648423 Reduction of 53	3.3% from [29, 37] and received

received.

Figure 9: Table 2 :

Parameter UTh Utilization Threshold	Condition Is assigned	Range 0.01
?? ?? Utilization	If ?? ? ? ?? ???1 ? ????? the select a uniform random number	(0, ?? ? ? ? ?? ???1]
	If ?? ? ? ?? ??? $1 < ?????$ then assign	?? ?? = ?? ? ? ? ? ?????1
?? ?? worst case	select a uniform	(0,100]
execution time	random number	
?? ?? period	select a uniform random number	(0,1000]
?? ?? deadline	select a uniform random number	[?? ?? , ?? ??]
?? ??	Is a random integer selected uniformly	[1,10]
?? ?? is the number	Assigned a value	??????????????????????????????????????
of mandatory jobs in ?? ??		
thp processor	select a uniform	[0, 200]
threshold	random number	

Figure 10: Table 3 :

21 CONCLUSION

- [Hamdaoui and Ramanathan (1995)] 'A dynamic priority assignment technique for streams with (m, k)-firm
 deadlines'. M Hamdaoui , P Ramanathan . *IEEE Trans. Compute* Dec. 1995. 44 (12) p. .
- [Kim et al. ()] 'A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack
 analysis'. W Kim , J Kim , S L Min . Proc. DATE, (DATE) 2002. 788.
- [Agrawal and Yadav ()] A Preemption Control Technique for System Energy Minimization of Weakly Hard Realtime Systems, S Agrawal, R S Yadav, Ranvijay. 2008.
- [Yao et al. ()] 'A scheduling model for reduced CPU energy'. A F Yao , A Demers , S Shenker . Proc. AFCS,
 (AFCS) 1995. p. .
- 523 [Chen and Cheng] 'An Imprecise Algorithm for Real-Time Compressed Image and Video Transmission'. Xiao
- Chen, Albert Mo Kim Cheng. Sixth International Conference on Computer Communications and Networks,
 Proceedings, (Las Vegas, NV, USA) p. .
- [Zhang and Chakraborty (2006)] 'An Unified approach for fault-tolerance and dynamic power management in
 fixed-priority real-time embedded systems'. Y Zhang , K Chakraborty . *IEEE Transactions on Computer- Aided Design of Integrated Circuit and Systems* January 2006. 25 (1) .
- [Huang and Cheng (1995)] 'Applying Imprecise Algorithms to Real-Time Image and Video Transmission'. X
 Huang, A M K Cheng. Real-Time Technology and Applications Symposium, (Chicago, USA) May 1995. p.
- [Bernat and Burns (1997)] 'Combining (n;m)-hard deadlines and dual priority scheduling'. G Bernat , A Burns
 Proc. RTSS, (RTSS) Dec. 1997. p. .
- [Lu and Micheli (2001)] 'Comparing systemlevel power management'. Y H Lu , G D Micheli . *IEEE Design and Test of Computers* March-April 2001.
- [Moss'e et al. ()] 'Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications'. D Moss'e
 H Aydin, B Childers, R Melhem. Workshop on Compiler and OS for Low Power, 2000.
- [Aydin et al. ()] 'Dynamic and Aggressive Power-Aware Scheduling Techniques for Real-Time Systems'. H Aydin
 , R Melhem , D Moss'e , P Mejia-Alvarez . Proceedings of the 22nd IEEE Real-time Systems Symposium (RTSS'01), (the 22nd IEEE Real-time Systems Symposium (RTSS'01)) 2001.
- [Qiu et al. ()] 'Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service'.
 Q Qiu , Q Wu , M Pedram . ACM/IEEE Design Automation Conference, 2001. p. .
- [Jejurikar and Gupta ()] Dynamic voltage scaling for system-wide energy minimization in real-time embedded
 systems, R Jejurikar , R Gupta . 2004.
- [Jejurikar and Gupta ()] Dynamic voltage scaling for system-wide energy minimization in real-time embedded
 systems, R Jejurikar , R Gupta . 2004. ISLPED.
- [Doherty et al. ()] 'Energy and performance considerations for smart dust'. L Doherty , B Warneke , B Boser ,
 K Pister . International Journal of Parallel Distributed Systems and Networks 2001.
- [Quan and Hu ()] 'Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage
 Processors'. G Quan , X Hu . 38th IEEE/ACM Design Automation Conference, 2001. p. .
- [Niu and Quan (2006)] 'Energy minimization for real time systems with (m, k)-guarantee'. L Niu , G Quan .
 IEEE Tans. On Very large scale integrated (VLSI) systems, July 2006. 14.
- [Niu and Quan ()] 'Energy-Aware Scheduling for Real-Time Systems With (m; k)-Guarantee'. L Niu , G Quan .
 TR-2005-005. Dept. Comput. Sci. Eng., Univ. South Carolina 2005. (Tech. Rep.)
- [Hua and Qu ()] 'Energy-Efficient Dual-Voltage Soft Real-Time System with (m, k)-Firm Deadline Guarantee'.
 S Hua , G Qu . CASES'04, (Washington, DC, USA) September 22-25, 2004. p. .
- [Quan and Hu ()] 'Enhanced fixed-priority scheduling with (m, k)-firm guarantee'. G Quan , X Hu . *RTSS*, 2000.
 p. .
- 558 [Seth et al. ()] 'FAST: Frequency-Aware Static Timing Analysis'. K Seth , A Anantaraman , F Mueller , E
- Rotenberg . Proc. of the 24th IEEE Real-Time System Symposium, (of the 24th IEEE Real-Time System
 Symposium) 2003.
- [Cucu and Goossens] Feasibility Intervals for Multiprocessor Fixed-Priority Scheduling of Arbitrary deadline
 Periodic Systems, Liliana Cucu, Jo^eel Goossens. p. E07.
- ⁵⁶³ [Choi et al. ()] 'Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off
 ⁵⁶⁴ based on the ratio of off-chip access to on-chip computation times' K Choi, R Soma, M Pedram. Proceedings
 ⁵⁶⁵ of Design, Automation and Test in Europe, (Design, Automation and Test in Europe) 2004.
- ⁵⁶⁶ [Global Journal of Computer Science and Technology Volume XI Issue X Version I (2011 27 May)] Global
- Journal of Computer Science and Technology Volume XI Issue X Version I, 2011 27 May.
- [Rong and Pedram ()] Hierarchical power management with application to scheduling, P Rong , M Pedram .
 2005. ISLPED.

- 570 [Kim and Ha ()] 'Hybrid run-time power management technique for real-time embedded system with voltage 571 scalable processor'. M Kim , S Ha . OM'01, 2001. p. .
- 572 [Jejurikar et al. ()] 'Leakage aware dynamic voltage scaling for real-time embedded systems'. R Jejurikar, C

Pereira , R Gupta . http://www.purplemath.com/modules/drofsign.htm43 Proc. of the Design
 Automation Conf, (of the Design Automation Conf) 2004. p. .

- [Zedlewski et al. ()] Modeling harddisk power consumption, J Zedlewski , S Sobti , N Garg , F Zheng , A
 Krishnamurthy , R Wang . 2003. p. .
- 577 [Cheng and Goddard ()] Online energy-aware i/o device scheduling for hard real-time systems, H Cheng , S
 578 Goddard . 2006. DATE.
- [Ramanathan (1999)] 'Overload management in realtime control applications using (m; k)-firm guarantee'. P
 Ramanathan . *IEEE Trans. Parallel. Distrib. Syst Jun.* 1999. 10 (6) p. .
- [Niu and Quan] Peripheral-Conscious Scheduling on Energy Minimization for Weakly Hard Real-time Systems,
 L Niu, G Quan. p. E07.
- [Viredaz and Wallach ()] Power evaluation of a handheld computer, M A Viredaz , D A Wallach . 2003. Micro:
 IEEE. p. .
- [Qu and Potkonjak ()] 'Power Minimization Using System-Level partitioning of Applications with Quality of
 Service Requirements'. G Qu , M Potkonjak . *IEEE/ACM International Conference on Computer-Aided Design*, 1999. p. .
- [Saewong and Rajkumar ()] 'Practical Voltage-Scaling for Fixed-Priority Real-time Systems'. S Saewong , R
 Rajkumar . Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'03), (the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'03)) 2003.
- [Swaminathan and Chakrabarty (2005)] 'Pruningbased, energy optimal, deterministic i/o device scheduling for
 hard real-time systems'. V Swaminathan , K Chakrabarty . Trans. on Embedded Computing Sys., ACM
 Transactions on Embedded Computing Systems February 2005. 4 (1) p. .
- [Weiser et al. ()] 'Scheduling for Reduced CPU energy'. M Weiser , B Welch , A Demers , S Shenker . USENIX
 Symposium on Operating Systems Design and Implementation, 1994.
- [Koren and Shasha ()] 'Skip-over: Algorithms and complexity for overloaded systems that allow skips'. G Koren
 D Shasha . Proc. RTSS, (RTSS) 1995. p. 110.
- [Bini et al. ()] 'Speed Modulation in Energy-Aware Real-Time Systems'. E Bini , G C Buttazzo , G Lipari . Proc.
 of the 17th Euromicro Conference on Real-Time Systems (ECRTS), (of the 17th Euromicro Conference on Real-Time Systems (ECRTS)) 2005.
- [Zhuo and Chakrabarti ()] System level energy efficient dynamic task scheduling, J Zhuo , C Chakrabarti . 2005.
 DAC.

603 [Aydin et al.] 'System-level Energy Management for Periodic Real-Time Tasks'. H Aydin , V Devadas , D Zhu .

- Proceedings of the 27th IEEE ©2011 Global Journals Inc. (US) International Real-Time Systems Symposium
 (RTSS'06), (the 27th IEEE ©2011 Global Journals Inc. (US) International Real-Time Systems Symposium
 (RTSS'06))
- [Niu and Quan ()] 'System-wide dynamic power management for multimedia portable devices'. L Niu , G Quan
 IEEE International Symposium on Multimedia (ISM'06), 2006.
- [Douglis et al. ()] 'The power-hungry disk'. F Douglis , P Krishnan , B Marsh , Thwarting . proceedings of the
 Winter USENIX Conference, (the Winter USENIX Conference) 1994. p. .
- [Fan et al. (2003)] 'The Synergy between Power aware Memory systems and Processor Voltage'. X Fan, C Ellis
 A Lebeck . Workshop on Power-Aware Computing Systems, December 2003.