

GLOBAL JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY Volume 11 Issue 15 Version 1.0 September 2011 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 0975-4172 & Print ISSN: 0975-4350

## Optimal High Performance Self Cascode CMOS Current Mirror

By Vivek Pant, Shweta Khurana

Kurukshetra University Kurukshetra

Abstract - In this paper the current mirror presented, having low voltage and mixed mode structure has been proposed. The performance of self cascade MOSFET current mirror is optimized with high output impedance and can operate at 1 V or below. Simulation results conform to Analog Mentor tools having Design Architect for schematics and Eldonet for SPICE simulation, with input reference current of 20µA. This review paper presents a comparative performance study of self cascode current mirror with other current mirrors.

Keywords : current mirrors, cascode current mirror, low voltage analog circuit.

GJCST Classification : 1.2.9

## OPTIMAL HIGH PERFORMANCE SELF CASCODE CMDS CURRENT MIRROR

Strictly as per the compliance and regulations of:



© 2011. Vivek Pant, Shweta Khurana. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

## Optimal High Performance Self Cascode CMOS Current Mirror

Vivek Pant<sup> $\alpha$ </sup>, Shweta Khurana<sup> $\Omega$ </sup>

*Abstract* - In this paper the current mirror presented, having low voltage and mixed mode structure has been proposed. The performance of self cascade MOSFET current mirror is optimized with high output impedance and can operate at 1 V or below. Simulation results conform to Analog Mentor tools having Design Architect for schematics and Eldonet for SPICE simulation, with input reference current of 20µA. This review paper presents a comparative performance study of self cascode current mirror with other current mirrors.

Keywords : current mirrors, cascode current mirror, low voltage analog circuit.

#### I. INTRODUCTION

o meet the needs of present era of low power portable electronic equipment, many low voltage design techniques have been developed. This led to the analog designers to look for innovative design techniques like Self cascode CMOS Current Mirror [1-5]. In this paper, we have investigated the merits and demerits of various current mirror configurations. For this we designed the basic current mirror first then improved our results by using various configurations like cascode current mirror, Wilson current mirror and finally the current mirror based on self cascode CMOS and analyzed its results through the SPICE simulations for 0.35 micron CMOS technology.

#### II. BASIC MOSFET CURRENT MIRROR

The basic current mirror can also be implemented using MOSFET transistors (Fig: 1). Transistor M1 is operating in the saturation or active mode, and so is M2. In this setup, the output current IOUT is directly related to IREF, as discussed next. Simulation results for  $I_{out}$  vs  $V_{DS}$  curve for Basic Current Mirror is shown in fig 2. For a current mirror, neglecting channel length modulation:-

$$I_{out} = \frac{1}{2} \ \mu_n \ C_{ox} \ (W/L) \ _2 \ (V_{gs} - V_{th})^2$$
(1)

$$I_{ref} = \frac{1}{2} \mu_n C_{ox} (W/L)_1 (V_{qs} - V_{th})^2$$
(2)

When eq. 1 is divided by eq. 2, we have

$$I_{out} = I_{ref} (W/L)_2 / (W/L)_1$$

Limitations

1. As we can see from the basic current mirror circuit current gain is poor and the output current is having the channel length modulation effects. This is verified in eq. 3

$$I_{out} = I_{ref} (W/L)_{2} (1 + \lambda V_{ds2})$$
(3)  
(W/L)\_{1} (1 + \lambda V\_{ds1})

Here 
$$V_{ds1} \neq V_{ds2}$$

2. Output resistance is finite and small value.





Simulation results:





### III. CASCODE CURRENT MIRROR

The idea of cascode structure is employed to increase the output resistance (Fig.3) and the implementation requires NMOS technology. It is used to remove the drawback of channel length modulation in basic current mirror. In the simulation results of basic current mirror the channel length modulation effect was not considered. In practice, this effect results in significant error in copying currents. The circuit features a wide output voltage swing and requires an input voltage of approximately one diode drop plus a saturation voltage. By maintaining the input transistors in saturation, the output current will track the input current, regardless of increases in ambient temperature [6, 7, 8].

Author <sup>a a</sup> : Electronic Science department, Kurukshetra University Kurukshetra.

Simulation results for  $I_{out}$  vs  $V_{ds}$  curve for Cascode Current Mirror are shown in fig 4.

#### Advantages:

 Cascode current mirror eliminates the channel length modulation effect by keeping Vds1 = Vds2 constant in the ratio:

$$lout = lref (W/L) (1 + \lambda Vds_2) (W/L) (1 + \lambda Vds_1)$$

2. Improves output resistance.

#### Disadvantages

- 1. Less accurate.
- 2. Current becomes constant for quite large value of  $V_{\rm ds}$  e.g. in this case minimum  $V_{\rm ds}$  is 1.2 V.
- 3. Body effect is also present which disturbs the output current.



Fig 3 : cascode current mirror

Simulation results :



Fig 4 : I out vs Vds curve for Cascode Current Mirror

### IV. WILSON CURRENT MIRROR

A Wilson current mirror or Wilson current source is a circuit configuration designed to provide a constant current (Fig:5). This circuit has the advantage of virtually eliminating the current mis-match of the conventional current mirror thereby ensuring that the output current  $I_{out}$  is almost equal to the reference or input current  $I_{Ref}$ thus eliminating the drawbacks of cascode structure. Simulation results for lout vs V<sub>ds</sub> curve for Wilson Current Mirror are shown in fig 6.

#### Advantages:

- 1. Curve is much flatter than basic and cascode current mirrors.
- 2. Output resistance becomes even much higher than cascode current mirror. This is caused by two positive feedback effects.

#### Disadvantages:

1. Current becomes constant for quite large value of Vds e.g. in this case minimum Vds is 1.22V.



Fig 5 : Wilson current mirror

Simulation results:





### V. LOW VOLTAGE SELF CASCODE CURRENT MIRROR

A self cascode current mirror is proposed that required a low bias voltage of order of  $\pm$  1.0V [9, 10]. The selection criterion for  $I_3$  is to ensure lower  $V_{in}$ .  $I_2$  is selected to ensure ON condition for M6 (Fig:7). The aspect ratios of different transistors are given in TABLE1. The small signal transfer analysis of this circuit at 20  $\mu$  A gave the current gain, i.e. lout/ lin = 1, and output resistance as 10 MΩ. The power dissipation for this is high. Simulation results for  $I_{out}$  vs  $V_{ds}$  curve for Self Cascode Current Mirror are shown in fig 8. This approach of increasing the (*W/L*) aspect ratios works

Global Journal of Computer Science and Technology Volume XI Issue XV Version I

2011

September

effectively at low bias voltage Vin of 1 V making it quite attractive for biasing analog circuits requiring high output resistance and gain. Hence they can be used as load resistances in CM circuits. They can extensively be used where power supply requirements are not the constraint.

Advantages:

- 1. High performance since output current is constant for low value of  $V_{\rm ds}.$
- 2. High output impedance.

#### Disadvantages:

1. Power dissipation is high.





11, 12 = 20 n A  

$$I 3 = 1 n A$$
  
 $V 2 = 1 V$ 

Design specifications:

MOSFETs	Туре	W/L	
MS1,MS2,MS3	NMOS	70 to 14/0.35	
MS4,MS5,MS6	NMOS	5.25/0.35	
M1,M2	PMOS	5.25/0.35	

*Table 1 :* aspect ratios of all MOSFETS *Simulation results:* 



Fig 8 :  $I_{out}~vs~V_{ds}~curve for Low voltage self cascode Current Mirror.$ 

#### Comparision of different current mirrors:

A comparision of different current mirrors based on above simulation is given in TABLE 3. This TABLE compares the values of output impedence for each morror and the minimum output voltage required for running the circuit.

Current Mirrors	Stability	Output resistance	Min. output voltage(V)
Basic current mirror	Poor	126 K	0.254
Cascode current mirror	Good	1.07 M	1.22
Wilson current mirror	Better	2 M	1.27
Low voltage	Excellent	10 M	0.26

Table 3 : Comparison of different current mirrors

## References References Referencias

- 1. Behzad Razavi, "Design of Anlog CMOS Integrated circuits", TMH edition 2002.
- Yan Shouli, Sanchez-Sinencio Edgar, "Low voltage Analog Circuit Design Techniques", *IEICE Transactions: Analog Integrated Circuits and Systems*,vol EOO + A, no.2, pp1-3, Feburary 2000.
- G.Givstolisi, M. Conscione and F. Cutri, "A low-voltage low power voltage reference based on subthreshold MOSFETs", *IEEE J. Solidstate circuits* 38, pp- 151-4, 2003.
- S.S. Rajput and S.S. Jamuar, "Low voltage analog circuit design techniques", IEEE circuits systems Magazine 2, pp- 24- 42, 2002.
- Alfonso Rincon M. Gabriel, "Low Voltage Design Techniques and Considerations for Integrated Operational Amplifier Circuit", *Georgia Institute of Technology, Atlanta, GA, 30332*, May 31, 1995.
- T. Itakura and Z. Czarnul, "High output resistance CMOS current mirrors for low voltage applications." *IEICE Trans. Fundamentals*, vol. E80-A, no. 1, pp. 230–232, 1997.
- J. Mulder, A.C. Woerd, W.A. Serdijn, and A.H.M. Roermund, "High swing cascode MOS current mirror." *Electron. Lett.*, vol. 32, pp. 1251–1252, 1996.
- 8. E. Sackinger and W. Guggenbuhl, "A high swing, high impedance MOS cascode current mirror." *IEEE J. Solid State Circuits*, vol. 25, pp. 289–298, 1990.
- 9. S.S. Rajput, "Low voltage current mode circuit structures and their applications." Ph.D. Thesis, Indian Institute of Technology, Delhi, 2002.
- S.S. Rajput and S.S. Jamuar, "A current mirror for low voltage, high performance Analog Circuits." In *Proc. Analog integrated Circuits & Signal, Kluwer Academic Publications, 36*, pp. 221-233, 2003.
- Xie, M.C. Schneider, E. Sanchez-Sinencio, and S.H.K. Embabi, "Sound design of low power nested transconductance – capacitance compensation amplifiers," *Electronic letters*, Vol. 35, pp 956-958, June 1999.

Global Journal of Computer Science and Technology Volume XI Issue XV Version I

# This page is intentionally left blank