@incollection{,
	
					
					
					17C8BD45D0370EB624F3FCC6915AD641
				,
	author={{PradeepN} and {ElangoS} and {SampathP} and {GayathriK} and {Bannari Amman Institute of Technology}},
	journal={{Global Journal of Computer Science and Technology}},
	journal={{GJCST}}0975-41720975-435010.34257/gjcst,
	address={Cambridge, United States},
	publisher={Global Journals Organisation}15117
}

@incollection{b0,
	
	
		,
	title={{VLSI Implementation of Area-Efficient Truncated Modified Booth Multiplier for Signal Processing Applications}}
		,
	author={{
			KNVijeyakumar
		} and {
			.VDr
		} and {
			SSumathy
		} and {
			Elango
		}}
		
		
		
	
	
		,
	journal={{The Arabian Journal for Science and Engineering}}
		
			39
			11
			
			,
	year={2014}
		
	

}

@incollection{b1,
	
	
		,
	title={{An Efficient Baugh-Wooley Architecture for both Signed & Unsigned Multiplication}}
		,
	author={{
			PramodiniMohanty
		}}
	
	
		,
	journal={{International Journal of Computer Science & Engineering Technology (IJCSET)}}
		
			3
			,
	year={2012}
		
	

}

@book{b2,
	
	
		,
	title={{Fast Multiplication: Algorithms and Implementation}}
		,
	author={{
			GWBewick
		}}
		
			,
	year={1994}
			,
	address={Stanford, CA}
		
		
			Stanford University
		
	
	,
	note={Ph.D. dissertation}

}

@incollection{b3,
	
	
		,
	title={{Hard multiple generator for higher radix modulo multiplication}}
		,
	author={{
			RMuralidharan
		} and {
			CHChang
		}}
		
	
	
		,
	booktitle={{Proceedings 12th International Symposium. Integrated Circuits}}
				12th International Symposium. Integrated CircuitsSingapore
		
			,
	year={2009}
			
		
	

}

@incollection{b4,
	
	
		,
	title={{A 1.2-ns16×16-Bit Binary Multiplier Using. High Speed Compressors}}
		,
	author={{
			ADandapat
		} and {
			SGhosal
		} and {
			PSarkar
		} and {
			DMukhopadhyay
		}}
		
		
		
	
	
		,
	journal={{International Journal of Electrical}}
		
			
			,
	year={2009. 2009}
		
	
	,
	note={Computer, and Systems Engineering}

}

@book{b5,
	
	
		,
	title={{Low-Voltage, Low-Power, VLSI Subsystems Tata MC-Graw Hill}}
		,
	author={{
			KaushikKiat-Seng Yeo
		} and {
			Roy
		}}
		
		
	

}

@incollection{b6,
	
	
		,
	title={{Special-purpose hardware for digital filtering}}
		,
	author={{
			SLFreeny
		}}
	
	
		,
	journal={{Proceedings, .IEEE}}
		
			
			,
	year={1975}
		
	

}

@incollection{b7,
	
	
		,
	title={{A suggestion for parallel multipliers}}
		,
	author={{
			CSWallace
		}}
	
	
		,
	journal={{IEEE Transaction on Electronic and Computer}}
		
			
			,
	year={1964}
		
	

}

@incollection{b8,
	
	
		,
	title={{Automated formal synthesis of Wallace tree multipliers}}
		,
	author={{
			OHasan
		} and {
			SKort
		}}
		
	
	
		,
	booktitle={{Proceedings 50th Midwest Symposium Circuits and System}}
				50th Midwest Symposium Circuits and System
		
			,
	year={2007}
		
	

}

@incollection{b9,
	
	
		,
	title={{M × N booth encoded multiplier generator using optimized Wallace trees}}
		,
	author={{
			JFadavi-Ardekani
		}}
	
	
		,
	journal={{IEEE Transaction. on Very Large Scale Integration.(VLSI) System}}
		
			
			,
	year={1993}
		
	

}

@incollection{b10,
	
	
		,
	title={{A fast parallel multiplier-accumulator using the modified Booth algorithm}}
		,
	author={{
			FElguibaly
		}}
	
	
		,
	journal={{IEEE Transaction. Circuits System. II, Analog Digitial. Signal Process}}
		
			
			,
	year={2000}
		
	

}

@incollection{b11,
	
	
		,
	title={{Design of a high performance 32 × 32-bit multiplier with a novel sign select Booth encoder}}
		,
	author={{
			KChoi
		} and {
			MSong
		}}
		
	
	
		,
	booktitle={{Proceedings on IEEE International. Symposium on Circuits System}}
				on IEEE International. Symposium on Circuits System
		
			,
	year={2001}
			
		
	

}

@incollection{b12,
	
	
		,
	title={{Efficient design of modified Booth multipliers for predetermined coefficients}}
		,
	author={{
			YEKim
		} and {
			JOYoon
		} and {
			KJCho
		} and {
			JGChung
		} and {
			SICho
		} and {
			SSChoi
		}}
		
		
		
		
		
	
	
		,
	booktitle={{Proceedings on IEEE International. Symposium on Circuits and Systems}}
				on IEEE International. Symposium on Circuits and Systems
		
			,
	year={2006}
			
		
	

}

@incollection{b13,
	
	
		,
	title={{High-speed booth encoded parallel multiplier design}}
		,
	author={{
			W.-CYeh
		} and {
			C.-WJen
		}}
		
	
	
		,
	journal={{IEEE Transactions on Computers}}
		,
	editor={15. J.-Y. Kang and J.-L. Gaudiot}
		
			
			,
	year={2000. 2006}
		
	
	,
	note={IEEE Transactions on Computers}

}

@incollection{b14,
	
	
		,
	title={{General algorithms for a simplified addition of 2's complement numbers}}
		,
	author={{
			OSalomon
		} and {
			J.-MGreen
		} and {
			HKlar
		}}
		
		
	
	
		,
	journal={{IEEE Journal on Solid-State Circuits}}
		
			
			,
	year={1995}
		
	

}

@incollection{b15,
	
	
		,
	title={{Low power parallel multipliers}}
		,
	author={{
			EAngel
		} and {
			EESwartzlander
		} and {
			Jr
		}}
		
		
	
	
		,
	booktitle={{Workshop VLSI Signal Process. IX}}
				
			,
	year={1996}
			
		
	

}

@book{b16,
	
	
		,
	title={{Residue Arithmetic and its Application to Computer Technology}}
		,
	author={{
			NSSzabo
		} and {
			RITanaka
		}}
		
		
			,
	year={1967}
			,
	publisher={McGraw-Hill}
			,
	address={New York}
		
	

}

@book{b17,
	
	
		,
	author={{
			MASoderstrand
		}}
		,
	title={{Residue Number System Arithmetic Modern Applications in Digital Signal Processing}}
				
			,
	publisher={IEEE Press}
			,
	year={1986}
		
	

}

@incollection{b18,
	
	
		,
	title={{Novel High-Radix Residue Number System Multipliers and Adders}}
		,
	author={{
			TPaliouras
		} and {
			Stouraitis
		}}
		
	
	
		,
	booktitle={{Proceedings IEEE International Symposium on Circuits and Systems}}
				IEEE International Symposium on Circuits and Systems
		
			,
	year={1999}
			
		
	

}