Return to Article Details
An Energy Conscious Topology Augmentation Methodology for On-Chip Interconnection Networks