# I. Introduction n this paper various 1-bit full adders are considered for leakage analysis. A 13 Transistor Full adder is designed and analysed for low leakage. Full adders considered for analysis in this paper are Complimentary MOS implementation of full adder [29], Mirror full adder [29], Transmission gate full adder [29], Manchester full adder [29], Complimentary pass transistor logic full adder, Low power Full adder, Lean integration with pass transistor full adder, 20 Transistor Transmission gate full adder, Improved 14 transistor Full adder, SERF Full adder, GDI XOR full adder, 10 transistor full adder, 9A full adder, 9B full adder, 13A full adder, 8 transistor full adder and proposed 13 transistor full adder. full adders and their implementation style at transistor level includeng the proposed full adder is as follows. CMOS 28 Transsistor Full Adder: Conventional CMOS Full Adder consists of 28 transistors as shown in fig. 1.From the following equations one can design CMOS 28 Transistor full adder circuit [29]. CO = AB + [A + B]C in (1) S = ABCi + CO(A + B + Ci ) (2) Mirror Adder: The fig. 2. shows Mirror Adder. An improved adder circuit, also called as "Mirror Adder" [2]. This is a clever implementation of the propagate/generate/delete function when either D or G is high, CO is set VDD of Gnd, respectively. When the conditions for propagate are valid (or P is 1), the incoming carry is propagated to CO. Figure 2: Mirror Adder [29] Complimentary pass transistor logic: The CPL Full Adder has 18 transistors [33] and is based on NMOS passtransistor logic as shown in fig. 5 Figure 12: Gate diffusion XOR Full Adder [39] Figure 13: Gate diffusion XNOR Full Adder [39] Figure 14: 10T Full Adder [41] Figure 15: 9A Full Adder [38] XNOR because there is no direct connection with ground.9B Full adder [38] is as shown in fig. 16. 13A Full Adder: The other type of 10 transistors 1-bit full adder is 13A full adder, which have better critical delay than the 10 transistors SERF full adder in all loading conditions. 13A adder [11]comes out as best when compared with respect to low power and delay. 13A adder is built using SERF XNOR and INV XNOR. The SER Full Adder: SERF adder [11] reuses charge by the energy recovering logic and hence consumes less power than non-energy recovering logic. SERF adder has no direct path to the ground, therefore power dissipation is reduced. The charge stored at the load capacitance is reapplied to the control gates. The joint effect of these two things makes the SERF adder an energy efficient design.SERF Full adder as as shown in fig. 11. GDI XOR Full Adder: GDI [39]technique is implemented to design a high performance and low power full adder.GDI cell contains three inputs-G (common state input of NMOS and PMOS), N (input to the source or drain of NMOS) and P (input to the source or drain of PMOS). GDI XOR Full adder as shown in fig. 12. 10 Transistor Full Adder: Full adder using 10T uses more than one logic style for the implementation and it is called as Hybrid logic design style. The number of transistors count is 10. 10 Transistor Full adder [41]is as shown in fig. 14. # II. Simulation Results Simulation results are presented in table I for the analysis. The table I shows the comparision of average leakage power, peak leakage power, average power and peak power in 28 Transistor full adder, Mirror, TG, Manchester, CPL, LEAP, 20T, 14T, SERF, GDI XOR, GDi XNOR, 10T, 9A,9B, 13A, 8T and proposed 13 Transistors full adders. # III. Conclusion Below 70 nm technologies run-time leakage power dominates the dynamic power.So one should come up with new full adder which consumes less leakage power compared to dynamic power one such attempt is discussed in this paper. # IV. Acknowledgment My sincere thanks to my guides Dr. K. Manjunathachari and Dr. K. Lalkishore for their valuable support and encouragement. 1Full AddersAverage LeakagePeak LekageAverage PowerPeak Power28T313.2nW34.83uW351.1nW36.26uWMirror288.3nW37.48nW317.0nW28.75uWTG8.9uW53.80uW41.96uW69.14uWManchester9.01uW76.24uW42.32uW115.32uWCPL27.86uW72.52uW39.83uW63.03uWLP9.13uW44.14uW35.19uW54.44uWLEAP29.05uW73.88uW38.42uW73.75uW20T11.91uW44.62uW24.05uW41.31uW14T7.04uW18.6uW720nW51.89uWSERF2.03uW33.31uW14.5uW29.55uWGDI XOR158nW10.90uW252nW24.56uWGDI XNOR151.8nW15.53uW330.4nW16.18uW10T7.83uW31.97uW12.55uW31.90uW9A12.48uW24.96uW116.1nW29.35uW9B85.78nW33.95uW12.45uW27.39uW13A8.8uW38.14uW21.17uW43.03uW8T15.76uW34.95uW20.36uW31.91uWProposed 13T196.4nW17.10uW12.67uW52.70uW Cout is designed using multiplexer.13A Full adder is as shown in fig. 17. 8 Transistor Full Adder: It is built using three multiplexers and one inverter [42]. The inverter in the circuit speeds up propagation of Cout and also provides complemented Cout signal required for generation of Sum. The xor gate is replaced by xnor gate. So the need for inverter is avoided. This reduces the transistor count to 8. The transistor level implementation of the eight transistor full adder is shown in fig. 18. Proposed 13 Transistors Full Adder: After having detail analysis we started to work by undertaking different approach so that we can reduce leakage till some extent along with increase in swing and reduce in average power. Then initially we started on investigating on output swing and came to know that by replacing A_B it is possible to increase the swing as well as decrease in leakage along with average power. It differs from complementary CMOS in that the source side of the MOS transistor is connected to an input line instead of being connected to power lines. Another important difference is that only one PTL network (either NMOS or PMOS) is sufficient to perform the logic operation. In this circuit sum is calculated from output carry. This proposed full adder resulted low leakage as well as low power as comparing with existed full adder. * A comparative performance analysis of various CMOS design techniques for XOR and XNOR circuits AdarshShiv Shankar Mishra RKKumar Agrawal Nagaria International Journal on Emerging Technologies 0975-8364 * Power and Delay Comparison in between Different types of Full Adder Circuits ASaradindu Panda BBanerjee DrA KMaji Mukhopa International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 2278 -8875 * True Energy-Perfor-mance Analysis of the MTJ-Based Logic-in-Memory Architecture DejanFengbo Ren Markovi IEEE TRANSACTIONS ON ELECTRON DEVICES 57 5 MAY 2010 * On the Design of High-Performance CMOS 1-Bit Full Adder Circuits VShivshankar Mishra DrR ANarendar Mishra International Conference on VLSI, Communication and Instrumentation 2011 * Highly Reliable and Low-Power Full Adder Cell IEEE International Conference on Nanotechnology August 15-18, 2011 Walid Ibrahim1, Azam Beg1 and Valeriu Beiu * New Design Methodologies for high speed mixed mode CMOS Full adder circuits SubodhWairya RajendraKumar Nagaria SudarshanTiwari International Journal of VLSI design and Communication Systems 2 2 June 2011 * Comparative Performance Analy sis of XOR-XNOR Function Based High-Speed CM OS Full Adder Circuits For Low Voltage VLSI Design SubodhWairya RajendraKumar Nagaria SudarshanTiwari International Journal of VLSI design and Communication Systems 3 2 April 2012 * Design of Robust, Energy-Efficient Full Adders for Deep Submicrometer Design Usi ng Hybrid-CMOS Logic Style AshokSumeer Goe SeniorKumar MagdyAMember Bayoumi IEEE TRANSACTIO-NS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS Dec 2006 14 * Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design RajendraSubodhwairya SudarshanKumar Tiwari ID 173079 Hindawi Publishing Corporation VLSI Design 2012 * A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design AnuTonk ShilpaGoyal International Journal on Recent and Innovation Trends in Computing and Communication 2321-8169 * A Novel High-Performance CMOS 1-Bit Full-Adder Cell AhmedMShams MagdyABayoumi IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS 47 5 MAY 2000 * Analysis of Low Power 1-bit Adder Cells using different xor-xnor gates SampathDeepa Kumar IEEE International Conference on Computational Intelligence and Communication Technology 2015 * High-Speed VLSI Arithme tic Units: Adders and Multipliers Prof GVojin Oklobdzija * Comparative Study of Different Types of Full Adder Circuits Sansar Chand Sankhyan Sansar Chand Sankhyan Int. Journal of Engineering Research and Applications 2248-9622 3 Sep-Oct 2013 * Analysis of various full adder circuit on various parameters for low power Mr MrShashankMangla Saxena International Journal of Engineering and Technical Research 2321-0869 5 May 2015 * Analysis and Comparison on Full Adder Block in Submicron Technology MassimoAlioto GaetanoPalumbo IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS Dec 2002 10 * Robust Subthreshold Full Adder Design Technique AminulIslam AleImran Mohd Hasan Internatio-nal Conference on Multimedia, Signal Processing and Communication Technologies 2011 * A Study of Full Adder Circuits: from Power and Speed of Operation ManojDuhan KusumDala ViploveKumar An International Journal of Engineering Sciences 10 June 2014 * AnandRaghunathan NecUsa NirajKJha HIGH-LEVEL POWER ANALYSIS AND OPTIMIZATION Princeton University, Sujit Dey NECUSA * PAnantha Chandrakasan WMit; Robert * UniversityBrodersen /Of California Berkeley LOW POWER DIGITAL CMOS DESIGN * GaryYeap PRACTICAL LOW POWER DIGITAL VLSI DESIGN * University Califomia and Massoud Pedram, University of Southem Califomia JanMRabaey ;Low Power Design Methodologies * MohamedMohabanis Elmasry Multi-Threshold CMOS Digital Circuits Managing Leakage Power * HENeil DavidMoneyWeste Harris CMOS VLSI Design: A Circuits and Systems Perspective * NikhilJayakumar SuganthPaul RajeshGarg KanupriyaGulati PSunil Khatri Minimizing and Exploiting Leakage in VLSI Design * PRVander Meer AVan Staveren AH MVan Roermund LOWPOWER DEEP SUB-MICRON CMOS LOGIC: Sub-threshold Current Reduction * Leakage Power Reduction in CMOS VLSI Circuits PushpaSaini RajeshMehra International Journal of Computer Applications 55 09758887 October 2012 * Digital Integrated Circuits: Design approach JanMRabaey AnanthaChadrakasan BorivojeNikolic of IEEE International Conference on Power, Control and Embedded System (ICPCES) 28 Nov.-1Dec. 2010 * Minimum Dynamic power CMOS design with variable input delay logic TejaswiRaja May 2004 * PSaraju NagarajanMohanty EliasRanganathan PriyadarsanKougianos Patra Low-Power High-Level Synthesis for Nanoscale CMOS Circuits * A 10-transistor lowpower high-speed full adder cell Mahmoud MBayoumi Proc. ISCAS99 ISCAS99Orlando, FL June 1999 4346 * Low-Power CMOS VLSI Circuit Design KRoy SPrasad 2000 Wiley Intersci New York * Low-Power Digital VLSI Design: Circuits and Systems ABellaouar MElmasry 1995 Kluwer Academic Boston, MA * Low Power Digital CMOS Design RChandrakasan Brodersen 1995 Kluwer Academic Boston, MA * Low-power logic styles: CMOS versus pass-transistor logic RZimmermann WFichtner ; MBayoumi IEEE Trans. Circuits Syst.Part II 32 478481 July 1997. May 2000 IEEE J. Solid-State Circuits * Newefficient designs for XOR and XNOR function on the transistor level JWang SFang Feng IEEE J. Solid-State Circuits 29 780786 July 1994 * Design and Analysis of 10-transistor Full Adders using Novel XOR-XNOR Gates HTBui AKAl-Sheraidah YWang Proceedings of ICSP 2000 * Gate-Diffusion Input(GDI): A Power-Efficient Method for Digital Combinational Circuits AMorgenshtein AFish AWagner IEEE Trans. VLSI Syst Oct. 2002 * A novel high performance CMOS 1-bit full adder cell AMShams MABayoumi IEEE Trans. Circuits and Systems-II 47 5 2000 Analog digital Signal Process * Design and Analysis of 10-Transistor Full Adders Using XOR-XNOR Gates HTBui YWang YJiang IEEE Trans. Circuits and Syst II 1 Jan. 2002 Analog Digit. Signal Process. * ) CMOS Based 1-Bit Full Adder Cell for Low-Power Delay Product DGarg MKRai /Ijecct 2012 2 * A review of 0.18um full adder performances for tree structure arithmetic circuits CHChang JGu MZhang IEEE Trans:Very Large scale Integration (VLSI) System 2005 13 * Mixed Full Adder topologies for high-performance low-power arithmetic circuits MAlioto GDiCataldo GPlumbo Microelectronics Journal 38 2007 * Proposing a Novel Low-Power High-Speed Mixed GDI Full Adder Topology AdarshKumar Agrawal ShivshankarMishra RKNagaria accepted in Proceeding