T.Vijayakumar, & S. Ramachandran. (2014). Design and FPGA Implementation of High Speed DWT-IDWT Architecture with Pipelined SPIHT Architecture for Image Compression. Global Journal of Computer Science and Technology, 14(F1), 40–52. Retrieved from https://computerresearch.org/index.php/computer/article/view/57