T.VIJAYAKUMAR; S. RAMACHANDRAN. Design and FPGA Implementation of High Speed DWT-IDWT Architecture with Pipelined SPIHT Architecture for Image Compression. Global Journal of Computer Science and Technology, [S. l.], v. 14, n. F1, p. 40–52, 2014. Disponível em: https://computerresearch.org/index.php/computer/article/view/57. Acesso em: 20 may. 2024.