[1]
Pradeep N, Elango S, Sampath P, and Gayathri K, “Investigating the VLSI Characterization of Parallel Signed Multipliers for RNS Applications Using FPGAs”, GJCST, vol. 15, pp. 1–7, Jan. 2015.