[1]
Abdulraqeb Alnabihi, “Design of a Five Stage Pipeline CPU with Interruption System”, GJCST, vol. 15, pp. 1–32, Jul. 2015.