T.Vijayakumar and S. Ramachandran, “Design and FPGA Implementation of High Speed DWT-IDWT Architecture with Pipelined SPIHT Architecture for Image Compression”, GJCST, vol. 14, no. F1, pp. 40–52, Jan. 2014.