T.Vijayakumar, and S. Ramachandran. “Design and FPGA Implementation of High Speed DWT-IDWT Architecture With Pipelined SPIHT Architecture for Image Compression”. Global Journal of Computer Science and Technology 14, no. F1 (January 15, 2014): 40–52. Accessed May 20, 2024. https://computerresearch.org/index.php/computer/article/view/57.